


System Design Through VERILOG
Prof. Shaik Rafi Ahmed
Department of Electrical and Electronics Engineering
Indian Institute of Technology, Guwahati

Gate level modeling - I
Lecture - 06
Multiplier and comparator

Ok. In the last class, we have discussed about this 2 by 2 multiplier. So, today we will discuss about the 4-bit by 3-bit multiplier and we are going to show that this can be implemented by using a 4-bit ripple carry adder. So, while writing the Verilog code you can instantiate the 4-bit ripple carry adder code, ok.

(Refer Slide Time: 00:52)



So, if you consider the 4-bit by 3-bit multiplier, basically I am taking this 4-bit number as B₃, B₂, B₁, B₀ into A₂, A₁, A₀. So, if you perform this multiplication, so A₀ B₀, B₁ A₀, B₂ A₀, B₃ A₀, B₀ A₁, B₁ A₁, B₂ A₁ and B₃ A₁. If you multiply with A₂, B₀ A₂, B₁ A₂, B₂ A₂, and B₃ A₂. So, by multiplying this 4-bit by 3-bit number the number of resultant output bits will be; so, this B₀ A₀ will be directly C₀, by adding these 2-bits we will get C₁.

So, these 3-bits C_2, C_3, C_4, C_5 here we may get carry from this stage, so by adding these two we may get one carry also. So, totally we require 7 bits. This you can visually verify using this the maximum numbers of these 4-bit and 3-bit. So, the maximum 4-bit number is 1111 in binary into 111 is the 3-bit maximum number in binary. So, this is in decimal this is 15 into 7. So, this is equivalent to 105.

So, to represent this 105 we require the 7 bits, ok. 105 if you divide successively with 2, so this is 52, 1 is the remainder, if 26, 0 is the remainder; 13, 0 is the remainder; 6, 1 is the remainder; 3, 0 is the remainder; 1, 1 is the remainder; 0, 1 is the remainder, till this is 0 we have to continue. The value of this 105 in binary will be you have to read from bottom to top 1101001 in binary. So, how many bits are there? 7 bits. So, 7 bits are required, ok.

So, now how to implement this using binary adder? So, basically you have to first generate all these product terms. How many product terms are there? This is 12 products terms are required. So, we can use 12 AND gate produce these 12 product terms. So, basically I am giving first A_0 as a line with 4 AND gates which is common to 4 AND gates.

This is A_0 line. So, you can give this as a input for one AND gate whose other input is B_0 , you can give this input for the another AND gate whose second bit is B_1 , this has one bit for the other AND gate whose other bit is B_2 , then we have fourth AND gate whose other bit is B_3 . So, this directly $A_0 B_0$ is your C_0 , this will come as a final output C_0 .

Now, to get C_1 you have to add $B_1 A_0$ with $B_0 A_1$. So, you have to give this as input for this another A_1 line. Here also we have 4 AND gates. So, this bit is B_3, B_2, B_1, B_0 . So, you have to basically add these 3-bits along with 0 and these 4-bits. Here basically I am going to perform. So, by inserting a 0 here. So, you can insert as many 0s as you want at the MSB position. I want to perform basically this 4-bit addition.

So, in order to perform this 4-bit addition, we can use 4-bit parallel adder such as ripple carry adder. So, I am going to use here ripple carry adder. In fact, at the first adder is carry look ahead adder, actually I have discussed about ripple carry adder that is why I am writing, otherwise you can use the look ahead carry adder also. So, the 4th bit of the first set of the

number is 0, ok. So, this addition will be performed by this 4-bit ripple carry adder. So, directly the last bit will be your C 1 bit.

So, here this the sum bit of this one is C 1 bit and the carries will be propagated inside this because this is the ripple carry adder. So, the carry from this addition will be propagated to this, this addition will be propagated to this and so on, that will take place inside. And the remaining 3-bits total you will get 5 bits, ok. You will get remaining 4-bits along with the carry.

So, total this is sum bits and this is carry out. Total 5 bits will be available in that, one bit will be directly taken as the output, remaining 4-bits will be given to then here I can insert a 0, then I will perform addition of these 4-bits from here to here using another ripple carry adder, this, ok. For that this is one set of the numbers, 4-bit ripple carry adder.


The second set of the numbers will be B 3 A 2, B 2 A 2, B 1 A 2, B 0 A 2, this can be generated through, so this line is A 1 line, this is A 2 line. So, along with this A 2 you have to generate 4 signals through 4 AND gates. This is one AND gate, second AND gate, third AND gate, fourth AND gate. So, this bit is common, the other bits are here, this bit is B 3, this is B 2, this is B 1, and this is B 0.

Then, we will get finally, this carry out total 5 bits we will get, here the 4-bits, sum bits, this is carry out, this is sum bits. So, these sum bits will be C 2, C 3, C 4, C 5, C 6. This is the final implementation of a 4-bit by 3bit multiplier using two 4-bit ripple carry adders along with 12 AND gates, 2 input AND gates.

Now, because we have already written the code correspond to this 4-bit ripple carry adder you have to instantiate that code. So, basically you call these outputs of this AND gates as wires.

So, this is basically C 0 is directly the output, ok. No need of wire here. So, the remaining we require the wires. So, we can call these wires as W 1, W 2, W 3, W 4, W 5, W 6, W 7, W 8, W 9, W 10, W 11, this wire you have to define, and in addition to that these also you have define as a wire, ok. Let us call this one as P 3, P 2, P 1, P 0.

(Refer Slide Time: 11:00)



So, now, what will be the Verilog code correspond to this one? So, if I take this whole block a 4-bit by 3-bit multiplier, if I consider as a whole block, what are the inputs and outputs?

We have one 4-bit number input B 3, B 2, B 1, B 0, this is block diagram. Inside this we will get that circuit we have discussed in the earlier slide. This is A 2, A 1, A0, one 4-bit number, another 3-bit number. Then we have 7 outputs I think, so total is 7 outputs C 0, C 1, C 2, C 3, C 4, C 5, C 6. This is the block diagram of 4-bit by 3-bit multiplier.

So, we can define this as a module, I will give the name as mul for multiplier. So, what are the inputs and outputs of this multiplier? So, we have the outputs C 6 : 0, then inputs are A 2 : 0, B 3 :0. Then, we have we can instantiate or before that will generate all the wires, ok.

So, what are the wires? Wire 1 is directly C 0 is the output, we will get C 0 output through the AND gate. So, we will get C 0. And after that the wires are this W 1, W 2s goes up to W 11, we can generate a through this A 0 B 1, A 0 B 2, A 0 B 3, similarly, A 1 B 0, A 1 B 1, so on, ok.

So, here of course, this carry in has to be 0, the same carry in has to be applied to this also, this carry in, this carry in is equal to 0. So, I will define first end operations I will get directly

C₀ through this one or output of the OR gate is C₀ which is one of the output of the final 4-bit by 3-bit multiplier. The inputs are A₀ B₀.

So, totally we have W₁₁ comma 1, and then we require one more wire which is P₃ comma 0. These are the 2 wires required, right. So, these wires are required. So, I have got C₀ output, then I will generate the remaining all wired signals or C₁ is nothing but A₀ with B₁, C₂ is nothing but A₀ with B₂ or C₃ is nothing but this is W₁, W₂, W₃.

This is W₁, W₂, W₃, A₀ comma B₃, because these are the wires, this is W₁. This is C₀ is the first output, the remaining all are wires. So, you have not obtained the outputs, we have to obtain through the 4-bit ripple carry adders, this is W₁.

Then, W₁, W₂, W₃, then we have similarly W₄ is A₁ with B₀, W₅ is A₁ with B₁. We can give this as a name G₁, G₂, G₃, G₄, G₅, G₆, G₇, W₆ comma A₁ comma B₂ OR G₈, W₇ comma A₁ comma B₃, OR G₉, W₈ comma A₂ comma B₀, OR G₁₀, W₉ A₂ comma B₁, OR G₁₁, W₁₀ A₂ comma B₂, OR G₁₂, W₁₁ comma A₂ comma B₃. This will generate all the wires, so up to here, ok.

Now, to get P₃, P₂, P₁, P₀, you have to instantiate this 4-bit ripple carry adder. To get the final result you have to instantiate this, ok with the C in is equal to 0, ok. So, we can assign C in is equal to 0, we can take this as input. Even you can define this wire for this C in also, otherwise because this is not external to this block. So, I am defining this wire as C in. So, I will assign C in is equal to 0, then you have to instantiate ripple carry adders. I will give this module as M₁ similar to the previous example, this I will call as M₂.

For M₁ what are the inputs? So, the name that you have given for the code of this RCAs is 4-bit_RCA M₁. So, what are the outputs and inputs of these? Outputs are P₃, P₂, P₁, P₀ and you will get of course some here C out sorry, including the C out only this is P₃, P₂, P₁, P₀ because this is C out, ok, so P₃, P₂, P₁, P₀.

So, outputs are P₃ comma 0, the inputs are C in is the one input, the other inputs are this is 0, we can call this one has some x signal say, x also we will gave because this is internal I will define x also wire and I will assign x is equal to 0. Then x W₃, W₂, W₁ is one set of the numbers, another set of the number is W₇ to W₄. x, I will define x as a wire here. Assign x

is equal to 0. So, x is one input, C_{in} is another input, the other inputs are x comma W_3, W_2, W_1, W_0 , then we have W_4, W_5, W_6, W_7 . So, this will produce P_3, P_2, P_1, P_0 , ok.

Then again you have to instantiate this 4-bit ripple carry adder whose name I have given as M_2 . Now, what are the outputs and inputs of this? So, the inputs are C_{in} is there again, same C_{in} , and then P_3, P_2, P_1, P_0 is one set of the input, W_{11}, W_{10}, W_9, W_8 , are the other inputs, then the final outputs are C_6 to C_2 . So, for this ripple carry adder C_1 is also output, you can write C_1 also as the output. Here you have to write C_1 also because C_1 is also output, ok.

Then, the output final outputs are $C_6, C_5, C_4, C_3, C_2, C_1, C_0$ already generated, so remaining all are C_2 . These are the outputs, the inputs are C_{in} is one input, then P_3 comma 0 are the other inputs, this P_3 comma 0, then C_{in} and we have W_8 to 11. So, this will produce the $C_6, C_5, C_4, C_3, C_2, C_1$. C_1 has been produced in the previous 4-bit ripple carry adder, C_0 through this AND gate, so now, we have got all the outputs. So, this is end module.


Here you have got C_1 output, here C_2 to C_6 , and here you have got C_0 . So, total this C_6 to C_0 will be generated. This is how you can use same 4-bit ripple carry adder, even to implement a multiplier also. So, we have discussed a 4-bit by 3-bit multiplier in a similar fashion. We can design any multiplier, in general N bit by M bit multiplier, N and M can be any values, ok. So, we can implement this by using basically ripple carry adders.

So, in fact, this the multiplier that I have discussed is unsigned multiplier. I have not considered the signs. But in general, in microprocessor and the DSP processors, normally we will use a signed multiplier. So, signed multipliers we may discuss while discussing about the behavioral modeling, ok.

And the next arithmetic block is we have discussed about the adder subtractor, we can combine in a single block, then we have discussed about the multiplier. The next, I mean arithmetic operation is division, but division is not a combinational circuit, we are discussing about the combinational circuit. So, this division also actually we will discuss while discussing about the behavioral modeling because division circuit is somewhat complex, ok.

So, with these arithmetic operations; another important arithmetic operation is the comparison.

(Refer Slide Time: 23:06)



So, the circuit which perform the comparison operation is called comparator. So, how to design a comparator? So, I will start with a single bit comparator and then I will go to the higher order comparators by instantiating the lower order comparators.

So, if I take 1-bit comparator there are two numbers A and B, only single bit, this is A 0, this is B 0, this is LSB bit and MSB bit itself, only 1-bit. So, a comparator is a logical circuit which compares the two numbers and the outcome of this comparator is 3 outputs.

One is equal, another is greater, the third one is less. So, if I compare this A and B, so what are the possibilities? A can be equal to B, I will call this one as E 0 because I am using only 0. A can be greater than B, I will call this one as G 0. A can be less than B this is L 0. So, these are the outcomes of the comparison operator, outcomes of a comparator operation.

Now, what will be the circuit diagram for this E 0, G 0, L 0? How do you realize this signal? Ok. For that you have this is 1-bit logic means a simple logic. So, we know that exclusive NOR gate, this is the circuit diagram, exclusive NOR gate will act as an equality detector. This is exclusive NOR gate this will acts as a equality detector. If I give A 0, B 0 as the input

we will get output as E_0 . E_0 is equal to 1, if A_0 is equal to B_0 otherwise 0. This is equal to 0, if A_0 is not equal to B_0 .

So, exclusive OR is nothing, but A_0 exclusive NOR with B_0 , this is the exclusive NOR operation. A_0 exclusive OR B_0 is this is the operation. This is $A_0 B_0$ bar plus A_0 bar B_0 . Whereas, this is $A_0 B_0$ plus A_0 bar B_0 bar.

So, if I take the truth table $A_0 B_0$ and then A_0 exclusive NOR with B_0 . 0, 0, this is 0 0 1 1 1, 0 1, 0, 1 0 also 0, 1 1 is this will become 1, so 1. So, if the input bits are equal, output is 1 otherwise output is 0. So, this exclusive NOR gate acts as an equality detector. So, basically exclusive NOR gate will be used for checking the equality.

Now, how to check A greater than B? So, A greater than B implies only 1-bit is there, so A_0 should be greater than B_0 . So, this A_0 and B_0 are can be 0 or 1. So, A_0 is greater than B_0 mean implies, A_0 is equal to 1, B_0 is equal to 0. So, to get G_0 greater than equal to 1, this is equal to $A_0 B_0$ bar, ok. So, if A is greater than B implies you will get G_0 equal to 1, and G_0 is equal to 0 otherwise. Whether this is equal or less than G_0 is 0, if A is greater than B, G is 1.

So, how to implement this? Only 1-bit this is basically the expression for the greater than operation is $A_0 B_0$ bar. So, we take A_0 as it is and B_0 through NOT gate, you apply to the AND gate this will give G_0 . So, G_0 is equal to 1, if A is A_0 is greater than B_0 , A_0 itself is A here because single bit.

Similarly, you can obtain this less than as A is less than B implies A_0 is 0, B_0 is equal to 1, so implies less than operation if I write L_0 is nothing but A_0 bar B_0 . This is just compliment of that of this greater than. So, this you have to take with complement, this you have to take without complement. This is less than, L_0 is equal to 1 if A_0 is less than B_0 , that implies A is less than B because only single bit number. So, you see the basic circuit diagram of a 1-bit comparator. So, we have 2-bits as the inputs and 3 outcomes equal, greater than or less than.

So, how to write the code here? Well it is a very simple. Verilog code for this one is, so you can define module 1-bit_comparator, I will give the name as 1-bit_comparator. The outputs


are E 0, G 0, L 0 inputs are A 0, B 0. Output E 0, G 0, L 0, input A 0, B 0, XNOR we give name as gate 1, output is E 0, input is A 0, B 0. And you have to define 2 wires also, you call this one as W 1, W 2, wire W 1 comma W 2, NOT W 1, the input is B 0, NOT wire is W 2, input is A 0.

Now, using these wires, so the greater than operation will be AND, give this as G 2, G 3, G 4, the output of the AND gate is G 0, the inputs are W 1 and A 0, AND G 5 output is L 0, input is W 2 and B 0, end module. This is the basic Verilog code correspond to 1-bit comparator.

Now, actually in order to synthesize the circuit in an easier manner, so you have to construct the bigger circuits using smaller circuits. So, if I take this as a block diagram, this is equivalent to, so the inputs are A 0, B 0, outputs are E 0, G 0, L 0, this is 1-bit comparator. If I can construct the 2-bit comparator using 2 single bit comparators I can instantiate this program. So, I have given the name as 1-bit comparator. So, the inputs are A 0, B 0, outputs are E 0, G 0, L 0.

So, how to realize a 2-bit comparator? So, we will proceed in a progressive manner to the higher order comparators, 2-bit comparator.

(Refer Slide Time: 32:00)



So, A is a 2-bit number, A 1, A 0; A 1 is MSB, A 0 is LSB. B is B 1, B 0, B 1 is MSB, B 0 is LSB. Now, to check A is equal to B. So, what are the condition for A is equal to B, A is equal

to B if A_0 is equal to B_0 and A_1 is equal to B_1 , then only we can say that A is equal to B. So, we have 2-bits, both the bits have to be equal.

So, how to check this equality? We have called this one as that implies, so the expression for the equality I will call as E_2 , because this is 2-bit comparator I will call as E_2 . E_2 is equal to, to check this equality this is E_0 , to check this equality E_1 , where what is E_0 and E_1 ? E_0 is exclusive NOR between A_0 and B_0 and E_1 is exclusive NOR between A_1 and B_1 . So, basically E_2 is E_0 into E_1 .

Then A less than B or A greater than B, it is up to you. A greater than B, how to check A greater than B? We have 2 numbers, We have 2 conditions, one is if A_1 is greater than B_1 , regardless of A_0 and B_0 it is sufficient to say that A is greater than B, ok because this MSB bit. So, A is a 2-bit number $A_1 A_0$, B is a 2-bit number $B_1 B_0$. If I assume that this is 1, this is a do not care this can be 0 or 1. So, A_1 is greater than B_1 means A_1 is 1, B_1 is 0, this is 0, this is E_1 , this is 1, if this is E_1 is 0 the least value. So, in any case A is greater than B.

So, if MSB bit of A is greater than the MSB bit of B, it is sufficient to say that A is greater than B. This is one condition. What is the second condition? If A_1 is equal to B_1 say then and if A_1 is equal to B_1 , then A_0 should be greater than B_0 .

These are the only 2 conditions under which we can say that A is greater than B. So, what is the Boolean expression for this? If I call this as G_2 , this is equal to what is this? This is G_1 . This is G_1 expression or if you want you can write in a Boolean expression A_1 greater than B_1 means $A_1 B_1$ bar.

This is nothing but E_1 this is OR, plus this is E_1 and this is AND, and A_0 greater than B_0 means $A_0 B_0$ bar. So, this is the expression for G_2 .

Similarly, the third condition A less than B, if under 2 conditions similar to this, if A_1 is less than B_1 it is sufficient to say that A is less than B or second condition is if A_1 is equal to B_1 and A_0 is less than B_0 . These are the 2 conditions under which we can say that A is less than B.

So, what is the condition for this output L_2 if I call as? This is equal to A_1 less than B_1 means $A_1 \bar{B}_1$ this is plus. So, $A_1 B_1$ means this is E_1 , I have defined what is E_1 here and $A_0 \bar{B}_0$. So, these are the expressions, ok. For 1-bit comparator what are these? For 1-bit comparator we have taken $A_0 B_0$ as this one, $A_0 \bar{B}_0$, and you have got 3 expressions E_0, G_0, L_0 . This is 1-bit comparator.

So, what is the expression for E_0 ? You have obtained is A_0 exclusive NOR between B_0 , and G_0 is $A_0 B_0$, L_0 is $A_0 \bar{B}_0$.

Similarly, I will take another 1-bit comparator and I will give the inputs as A_1, B_1 and I will call the outputs as E_1, G_1, L_1 . So, what are the expression for E_1 ? Is A_1 exclusive NOR with B_1 , G_1 is nothing but $A_1 B_1$, L_1 is equal to $A_1 \bar{B}_1$. Now, we have got this expression. Now, how to implement? This overall E . So, this E_0, E_1 AND operation is nothing, but E . So, this E_2 , we will call as E_2 , output of this 2-bit comparator we are calling as this as E_2 , this as G_2 , this as L_2

So, what is the expression for E_2 ? E_2 is nothing, but $E_0 E_1$. You just I mean AND these 2 operations you will get E_2 , this is E_2 is the output of these 2-bit comparator. Now, how to get G_2 ? G_2 is nothing, but $A_1 B_1$, $A_1 \bar{B}_1$ bar is nothing, but G_1 . So, this you can write as G_1 plus E_1 as it is. And what is $A_0 \bar{B}_0$ bar sorry this $A_0 \bar{B}_0$ bar? Is G_0 .

So, the expression for G_2 is equal to G_1 plus $E_1 G_0$, ok. So, G_1 plus $E_1, E_1 G_0, E_1 G_0$. So, this is $G_0 E_1$ plus G_1 if we OR with this one we will get G_2 . Similarly, to get the expression for L_2 , $A_1 \bar{B}_1, A_1 \bar{B}_1$ is this which is L_1 , this is equal to L_1 plus E_1 . What is $A_0 \bar{B}_0$? $A_0 \bar{B}_0$ is L_0 , so that E_1 into L_0 , ok. So, we can get this L_2 as $E_1 L_0, L_0$ AND E_1 , these two you have to AND, then you have to OR with L_1 , this is your L_2 .

So, by instantiating this one-bit comparator twice using some additional gates we can implement a 2-bit comparator. So, what will be the code for this 2-bit comparator? Module, I will call as 2-bit comparator, 1-bit comparator I have given as one-bit cmp. So, what are the outputs and inputs of this 2-bit comparator? We have 4 inputs and 3 outputs, outputs are E_2, G_2, L_2 comma inputs are $A_1 : 0, B_1 : 0$.

Then, first you have to instantiate this lower order modules. Of course, we require some we can define output and input. Outputs are E_2, G_2, L_2 , inputs $A_1 : 0, B_1 : 0$ because if I write this as a block, these are 4 inputs and 3 outputs, this is 2-bit comparator, $A_1 A_0, B_1 B_0$, this is E_2, G_2, L_2 . So, these are the inputs outputs I have defined.

Now, we have to instantiate 1-bit comparators. So, the name that I have given is 1-bit_comp. We call this was module one M_1 , you call this as module M_2, M_1 . What are the inputs and outputs of the module 1?

Outputs are E_0, G_0, L_0 , inputs are A_0, B_0 . So, this will perform this and this will give outputs as E_0, L_0, G_0 . Then you have to write another 1-bit comparator M_2 , the outputs are E_1, G_1, L_1, A_1, B_1 . Of course, you have to define this $E_0, G_0, L_0, E_1, G_1, L_1$ as a wire, ok. You can write somewhere here wire, E_0, E_1, G_0 comma G_1, L_0, L_1 as a wire, ok.

Then, these two 1-bit comparators we have instantiated then final result to get E is 2. So, what is the expression for E_2 ? E_2 is nothing, but $E_1 E_0$, ok. You have taken AND gate whose you call this as G_1 gate 1, output is E_2 , inputs are E_1 and E_0 which you have generated using these two 1-bit comparators, we have defined these as wires, ok. So, E_2 has obtained.


To obtain G_2, G_1 plus $E_1 G_0$. So, first you obtain $E_1 G_0$ you call this one as some other wire W_1 , this you call as W_2 , so we can define here W_1, W_2 also wires. So, you perform and operation G_2 , output is W_1 , inputs are this is G_0 and E_1 . Similarly, AND $G_3 W_2$, this L_0, E_1 .

Now, once if you obtain this W_1, W_2 , so G_2 is nothing but G_1 with W_1, L_2 is nothing but L_1 with W_2 , OR gate G_4, G_2 is the output which is greater than output the inputs are W_1 and G_1 , OR G_5, L_2 is the output to get the L_2 output this you have defined as W_2 , the other one is L_1 .

This L_1 you have defined as a wire which you have generated using this 1-bit comparators. So, we got the final three outputs greater than, less than, and then equal E_2 . This is end

module. This is how we can construct the larger comparators knowing the lower comparator codes, ok.

(Refer Slide Time: 46:34)



Now, I will extent to the 4-bit comparator I will just explain the theory. So, you can write in a similar manner the Verilog code. So, 4-bit comparator, this you can construct using two 2-bit comparators. So, basically A is having 4-bits A 3, A 2, A 1, A0; B is having 4-bit numbers B 3, B 2, B 1, B 0. Here A 0, B 0 are LSBs, and A 3 and B 3 are MSBs.

So, A is equal to B, how to check this? If A 3 is equal to B 3, A 2 is equal to B 2, A 1 is equal to B 1, this is all AND, AND A 0 is equal to B 0. So, this we are calling A 1 A 0 as this implies, if I call this as E finally; and if I call this one as E 3, A 2 is equal to B 2 if I call as E 2, E 1, E 0, ok, where E 3 is equal to A 3 exclusive NOR with B 3 and so on.

A greater than B, if I call this as E, this as G finally. So, if what is the condition? There are 2-3 conditions. One is if A 3 is greater than B 3, it is enough to say that A is greater than B. If otherwise or, what is the condition, second condition? If say MSB bit is equal and if A 2 is also greater than B 2 it is enough, or if first 2-bits are same, A 3 is equal to B 3 and A 2 is equal to B 2.

Then, the next bit has to be A_1 is greater than B_1 ; or the last term in condition is if the first 3-bits are same A_2 is equal to B_2 , and A_1 is equal to B_1 and A_0 is greater than B_0 , these are the conditions under which we can say that this A is greater than B .

So, what is the expression for G ? So, you can directly write the expression. So, A_3 greater than B_3 means $A_3 \bar{B}_3$ this, or, we have to just map this statement onto the Boolean expression, OR means plus. A_3 is equal to B_3 is E_3 , A_2 greater than B_2 means $A_2 \bar{B}_2$ OR A_3 is B_3 is E_2 , $A_2 \bar{B}_2$ is E_2 and $A_1 \bar{B}_1$ plus E_3, E_2, E_1, E_0 ; E_3, E_2, E_1 , and then $A_0 \bar{B}_0$. This is the expression for G , ok

Similarly, if I take the less than expression, A less than B . So, what are the conditions? If one condition is A_3 should be less than B_3 OR second condition is A_3 is equal to B_3 AND A_2 is less than B_2 OR third condition is A_3 is equal to B_3 AND A_2 is equal to B_2 AND A_1 is less than B_1 OR fourth condition is A_3 is equal to B_3 AND A_2 is equal to B_2 AND A_1 is equal to B_1 AND A_0 is less than B_0 . So, the expression for less will be $A_3 \bar{B}_3$ OR is plus, $E_3 \bar{A}_2 \bar{B}_2$, OR $E_3 E_2 \bar{A}_1 \bar{B}_1$ plus E_3, E_2, E_1, E_0 sorry $A_0 \bar{B}_0$, ok.

Now, we can construct these 4-bit comparator using 2-bit comparators by appropriately defining these values, then you can instantiate 2-bit comparator twice and with some external gates such as AND OR gates, we can construct this 4-bit comparator, ok.

So, see about this the next arithmetic circuit which is a 4-bit comparator. So, next we will discuss some of the control blocks such as decoders, encoders and all.

Thank you.