


**Architectural Design of Digital Integrated Circuits**  
**Prof. Indranil Hatai**  
**School of VLSI Technology**  
**Indian Institute of Engineering Science and Technology, Shibpur, Howrah**

**Lecture - 56**  
**Timing Issues in Digital IC Design ( Contd.)**

Hello everyone, welcome to the course on Architectural Design of ICs. We are basically discussing the Timing Issues in Digital Integrated Circuit Design. So, we have seen that we have to consider all these clock latency, clock jitters, clock uncertainty all these things we have to consider while we are doing the timing analysis. And we have also seen that as a designer whenever we are partitioning the design at that time how it affects the timing analysis in further ok.

So; that means, if we design their circuit in a; that means, good manner at that time. We can analyse this that performance of the circuit timing in a very good way or if we have done poorly designed circuit. So, at that time you might get some of the problems while you are working with the complex circuit. So, today we will see this one of these set up time violation ok. So, what is set up time violation in this particular circuit, if this is one of the examples where we can find this set up time violation.

(Refer Slide Time: 01:32)



So, in setup time violation if you see that, there are some registers and in between this registers there are some logics which are placed. So, we are having two different paths

which are Nanded over here and then it is passes through one registers then again there are some logic and then again it is passing through one-th register.

So, in timing analysis what we have found that in these particular paths it is getting the slack of negative one. So, the slack of negative ones means, the actual arrival time and the required arrival time they have the difference of 1 minus 1, but in this particular case you are having the surplus; that means, the slack is in the positive 1.5 amount of time.

So, what I said is that if your; that means, required time minus the actual arrival time they are very much closer together. So, at that time your slack value will be if they both are same. So, at that time slack value will be 0. So, in a perfectly optimise circuit the slack should be 0 or near to 0. If you are getting any negative slack means the design will not work perfectly fine because, there the actual arrival time is much higher than the required time. So, required time at that time you have to increase the required time to; that means, meet the actual arrival time which is more ok.

So, which happen in this particular case. So, is there any technique without putting or without doing anything; that means, you not doing anything, but with a; that means, not doing anything means with without not putting extra hardware or extra logic to it, can I just by reshuffling or by some changes can I make this circuit works perfectly fine though it is having the set up time violation.

(Refer Slide Time: 03:42)

The slide, titled "Violation Fixed by Register Retiming", displays a circuit diagram with two paths. The top path consists of a logic block followed by a register, with a slack of 0.0. The bottom path consists of a logic block followed by a register with a delay of 1.0, also with a slack of 0.0. A dashed arrow indicates a timing violation where the actual arrival time is 1.0 unit later than the required arrival time, resulting in a negative slack of -0.5. The slide also features logos for IIT Kharagpur and NPTEL Online Certification Courses, and a small video inset of the presenter.


So, if I just make that this particular registers I just place here and there and then I just; that means, the NAND gate if I place just after this registers not before the registers.

So, at that time what will happen now the delay of this particular NAND gate is 1. So, whenever I place this to this. So, at that time the slack requirement will be minus 1 to 0.5 and here it will be getting slack of 0. So, I just place the registers over here in this path and then NAND, then the logic and then there is register.

So, as this particular NAND gate cells corresponds to the delay of 1 time period. So, now, the modified slack in this path that will be point plus 0.5 and slack in this path that will be 0. So, in this path the slack will be plus 1 ok, but what we have put we have just put the delay and we have taken out this registers just; that means, before the NAND gate.

So, we have to copy the registers in this two particular path. So, we have to put one extra registers in this particular path to achieve or to fix the violation which is creating the problem in this case. So, this particular technique is known as register retiming ok.

(Refer Slide Time: 05:23)



Then again what is actually what I said is that whenever we are having this clock source and they are connected to different sequential elements so at that time; we have to consider the clock tree network or in digital IC you have to create or you have to consider the clock tree network.

So, they clock tree network that may be that there are types of actually clock tree network. So, from this clock pin to the corresponding elements of this; that means, the flip flops clock means if it is connected this is a clock source pin and this is the pin where this registers clock is connected. So, if the corresponding time requirement from clock pin; clock source pin to the clock pin where the where it is actually connected to the sequential element this is known as the clock latency.

And as there it is connected here through this buffer and here through this particular path, they may be as their length is different so the corresponding clock edge will not be same. So, that is why this particular difference between the clock edge that is known as clock uncertainty. So, here you see this is the clock edge difference. So, that is the clock uncertainty. So, depending on this clock network effects we can get this rise time, fall time as well as this clock latency and the clock uncertainty. So, whenever we will consider or when we; that means, we generate the corresponding layout of your circuit.

So, at that time for the clock pin we have to or for the clock source we have to consider we have to constrain the tool by mentioning every of this aspects of the clock. So, that the timing information becomes closer to the original one which will be the real time performance of your circuit ok.

(Refer Slide Time: 07:39)

The slide is titled "Source and Network Latency". It features a diagram illustrating clock distribution. On the left, a "Clock definition point or driver" is connected to a "Clock pin" with a "0.0ns" delay, labeled "Source latency". This pin is connected to a "Clock pin" with a "1.0ns" delay, labeled "Network latency". The network latency is further divided into "Rise time" and "Fall time". The clock signal then reaches a "Clock definition point or driver" which is connected to two flip-flops (labeled "FF").

The slide also includes the following text:

The timing analysis tool provides two methods for representing clock latency. You can do either of the following:

- Allow the tool to propagate latency by propagating the delays using the clock network. This method is very accurate, but it can be used only after clock tree synthesis has been completed.
- Estimate and specify explicitly the latency of each clock. You can specify this latency on individual pins or pins. Any register clock pins on the schematic (most of these signals are affected and require very careful use on the clock object). This method is typically used before clock tree synthesis.

The slide footer includes the logos for IIT KHARAGPUR and NPTEL ONLINE CERTIFICATION COURSES, along with a small video inset of a person speaking.

So, then the source and the network latency. So, this is the origin of the clock origin of the clock means this is the, if I say that this is the clock pad ok. So, then from clock pad


to the corresponding clock pin this is the core ok. So, this is the clock pad sorry clock pin.

So, clock pad to the clock pin you might be having some source latency then from source latency to the element where this clock is connected they will be also having some of the latency which is known as this network latency. So, the latency is basically divided the clock latency is basically divided into two category; one of this is source latency and the network latency. So, you have to while you are defining or you are providing the information about the clock latency at that time you have to consider this source latency as well as the network latency both as the summation of this as the clock latency to your circuit ok.

So, the timing analysis tool provides two methods for representing the clock latency you can do either of the following allow the tool to compute latency by propagating the delays along the clock network this method is very accurate, but it can be used only after the clock tree synthesis has been completed. And estimate and specify explicitly the latency of each clock, you can specify this latency on individual ports or pins and any other registers clock pins in the transitive fanout of these objects are affected and override any value set on the clock object this method is typically used before clock tree synthesis; that means, if I mention that manually.

So, that is done before clock tree synthesis and if you; that means, whenever you will do in that clock tree synthesis in physical design; other aspects of your VLSI; that means, digitalized integrated circuit design. So, at that time the tool automatically will find out what clock latency it is achieving and depending on that it will calculate the corresponding timing analysis.

(Refer Slide Time: 10:11)



The slide contains two timing diagrams. The left diagram shows a clock signal and a data signal. The data signal is labeled 'invalid' before the clock edge and 'valid' after. A double-headed arrow indicates the time between the clock edge and the start of the valid data period, labeled 'Setup time > 2 ns'. The right diagram shows a similar setup but with the data signal labeled 'valid' before the clock edge and 'invalid' after. A double-headed arrow indicates the time between the clock edge and the end of the valid data period, labeled 'Hold time > 1 ns'.


The synthesis tool automatically runs its internal static timing analysis engine to check for setup and hold time violations for the paths, that have timing constraints set on them. It mostly uses the following two equations to check for the violations.

$$T_{prop} + T_{delay} < T_{clock} - T_{setup} \quad (1)$$
$$T_{delay} + T_{prop} > T_{hold} \quad (2)$$

IIT KHARAGPUR | NPTEL ONLINE CERTIFICATION COURSES

(Refer Slide Time: 10:14)

### External Source Latency




The diagram shows a clock source on the left with a square wave and a label 'Delay = 1.5 to 2.5 ns'. A line labeled 'CLK pin' connects the clock source to a block labeled 'Your design'. Inside 'Your design', there is a 'Path' that goes through 'Combinational logic' to a flip-flop. The flip-flop's output is fed back into the combinational logic, forming a loop.

IIT KHARAGPUR | NPTEL ONLINE CERTIFICATION COURSES

So, then actually we have already seen. So, when external source latency ok. So, external source latency means again we are having that from the clock source that source may be inside of the chip or outside of the chip, there may be some of the delay to achieve at the clock pin of your core ok.

So, this is your design or your core which is basically considering this clock pin.

(Refer Slide Time: 10:55)



And you might be having the delay you can also define or you have to consider that latency as the source latency to the clock pin ok. So, now, then if we consider the corresponding waveform of this considering this early or late source latency; that means, consideration. So, at that time if this is my clock source ok.

So, early means what early means actually you will be getting the clock; that means, after let us say; that means this depending on this delay of this clock latency the corresponding edge will occur here which is 1.5 and for 2.5 nanoseconds of.

That means this latency you will be getting the corresponding edge at after 2.5 nanoseconds of time ok. So, now, at this particular edge you can check the hold at this particular edge you can check the setup ok.

(Refer Slide Time: 12:03)

### Clock Uncertainty

Circuit after logic synthesis

Circuit after clock tree synthesis and layout

IIT KHARAGPUR

NPTEL ONLINE CERTIFICATION COURSES

So, we have already seen what this is. So, this is the circuit after logic synthesis and whenever this same circuit will act or it will behave as this one whenever you do this clock synthesis in the layout part.

(Refer Slide Time: 12:22)

### Simple and Interlock Uncertainty

Simple clock uncertainty

Interlock uncertainty

For simple uncertainty, you specify one or more objects, which can be clocks, ports, or pins. The uncertainty value applies to all capturing latches clocked by the specified clock or whose clock pins are in the fanout of the specified ports or pins.

IIT KHARAGPUR

NPTEL ONLINE CERTIFICATION COURSES

Now, there are two type of actually uncertainty; one is this simple uncertainty and another one is inter clock uncertainty.

So, the simple clock uncertainty is what whenever we are having this clock source and again it is connected with this different flip flops with the buffers. So, that this one is a



simple clock uncertainty and inter clock uncertainty is that suppose we are having two different flip flops are connected with two different clock source.

So, at that time and then if they are having some combinational part in between of these two registers; that means, the two clocks if they are asynchronous to each other. So, at that time we may get this inter clock uncertainty ok. So, we have to consider the at that time for better timing analysis we have to specify that these two clocks are asynchronous to each other and they are having this uncertainty value of each of the clock is like this and like that depending on this the source of clock 1 as well as the clock 2.

So, for simple uncertainty you specify one or more objects which can be clocks, ports or pins. The uncertainty value applies to all capturing latches clock by the specified clock or whose clock pins are the fanout of the specified ports or pins ok.

(Refer Slide Time: 13:57)

The slide is titled "Example of Interclock Uncertainty". It features a circuit diagram and a timing diagram. The circuit diagram shows two flip-flops, FF1 and FF2, connected by a combinational block. FF1 is clocked by CLK1 and FF2 is clocked by CLK2. The timing diagram shows two asynchronous clock signals, CLK1 and CLK2, with a horizontal double-headed arrow indicating the "max clock skew" between their edges. The slide also includes logos for IIT KHARAGPUR and NPTEL ONLINE CERTIFICATION COURSES, and a small video inset of a speaker.

So, now whenever we are having this inter clock uncertainty. So, at that time you may you may seen that ok. So, the clock 1 is basically arriving or it is something like this the clock 2 is; that means, the edge of the clock 2 they are having some difference ok. So, that is the maximum clock skew and you have to find out or you have to mention that depending on this the changes in the edge of this clock 1 and clock 2 you have to specify what is the amount of this uncertainty or of this two asynchronous clock group which is clock 1 and clock 2.

(Refer Slide Time: 14:37)

The slide is titled "Synchronous, Asynchronous, and Exclusive Clocks". It features three circuit diagrams illustrating different clocking schemes. The first diagram shows a synchronous circuit where all flip-flops are connected to a single common clock signal. The second diagram shows an asynchronous circuit where each flip-flop has its own independent clock signal. The third diagram shows an exclusive clock circuit where a multiplexer selects between two different clock signals for a single flip-flop. The slide also includes the IIT Kharagpur and NPTEL Online Certification Courses logos at the bottom, and a small video inset of a presenter in the bottom right corner.

Then we are having a different type of clocks which will be applied to our circuits. So, the clocks which will be applied or which will be used in the; that means, design they may be synchronous or they may be asynchronous or they may be exclusive clock.

So, the synchronous means actually all the sequential elements will be connected with the single clock and if you are having different like clock 1 then clock 2 different clock more than one clock in your system. So, at that time they will be asynchronous to each other and if you are having this exclusive clock means you are having one that clock 1 and clock 2. And depending on this select you can select it will pass either of clock 1 or it will choose either of clock two.

So, one of the example I is like that if we are having this frequency synthesizer. So, at that time we need different clock should be a go to the output and it will go to the different blocks ok. So, at that time. So, different clock frequency requirement itself makes the design that the clock source as the exclusive or ok.

(Refer Slide Time: 15:54)

*Synchronous Clock Waveforms*

It is design that uses three clock signals. These signals are related by one clock and are used to control the clock. When you have a clock, it is used to control the synchronous circuit. The clock signals are related by one clock and are used to control the synchronous circuit. The clock signals are related by one clock and are used to control the synchronous circuit.

For example, the three clocks on the following waveform have periods of 4, 8, and 16. The first clock has a period of 4, the second has a period of 8, and the third has a period of 16. The clock signals are related by one clock and are used to control the synchronous circuit.

IIT KHARAGPUR | NPTEL ONLINE CERTIFICATION COURSES

Then this is the synchronous clock waveforms suppose this is the clock 1 then see this is the clock 2 and now, if I just clock 3 is the exclusive or of this if we do then at that time not exclusive or clock 3 is a I think there is a different clock.

(Refer Slide Time: 16:15)

*Expanded Clock Waveforms*

The first clock is expanded to twice its original period. For example, the first clock has a period of 4, the second has a period of 8, and the third has a period of 16. The clock signals are related by one clock and are used to control the synchronous circuit.

IIT KHARAGPUR | NPTEL ONLINE CERTIFICATION COURSES

So, then this is another example of expanded clocks.

(Refer Slide Time: 16:21)

The slide is titled "Unate Clock Signals" and features three logic diagrams illustrating clock signal propagation. The first diagram shows a clock signal (CLK) passing through a single inverter to produce an inverted clock signal. The second diagram shows two inverters in series, which together act as a buffer, resulting in a non-inverted clock signal. The third diagram shows a clock signal (CLK) and an enable signal (EN) connected to an AND gate, where the clock signal is only present when the enable signal is high. The slide also includes the IIT KHARAGPUR and NPTEL ONLINE CERTIFICATION COURSES logos at the bottom, and a small video inset of a presenter in the bottom right corner.

Ok and now the third; actually the thing is that the clock signals they might be passing through actually in clock tree synthesis you can use, the either the buffers or you can use the inverters ok. So, if you use two back to back inverters. So, at that time they will be just act as a buffer too. So, whenever this clock signal passes through the buffers it is the positive unate clock.

If the clock signal passes through the inverter at that time it is known as negative unate clock. If the clock again passes through two inverters back to back; that means, in series they will be known as positive unate because, that at that time it will be just act as a buffers only.

Now as we are having this clock with the enable signals ANDed in a gate and it goes to the clock of the all the corresponding sequential elements to; that means, when this enable is high at that time clock signal will pass otherwise if the enable signal is low at that time the clock signal will be 0.

So; that means, this is if this particular clock source is used as the gated clock for low power design aspects and this is known as this positive unate.

(Refer Slide Time: 17:55)

The slide titled "Non-Unate Clock Signals" features a central diagram with two parts. The top part shows a logic circuit where a clock signal is the XOR of two other signals, with corresponding waveforms showing a square wave. The bottom part shows a logic circuit where a clock signal is the AND of two other signals, with waveforms showing a square wave. The slide includes logos for IIT KHARAGPUR and NPTEL ONLINE CERTIFICATION COURSES at the bottom, and a small video inset of a man in the bottom right corner.

So, then what are these non-unate clock signals. If I have this clock is basically XOR with some of the other signals, like here in this particular case clock is XOR with control in this case clock and then the inverted clock both are here ANDed. So, this is positive sense this is negative sense and then they this particular clocks these are considered as a non-unate clock signals ok.

(Refer Slide Time: 18:28)

The slide titled "Clock Sense Examples" features a central diagram with four parts. Each part shows a logic circuit and its corresponding waveform. The first part shows a clock signal that is the XOR of two signals. The second part shows a clock signal that is the AND of two signals. The third part shows a clock signal that is the AND of two signals, with one signal inverted. The fourth part shows a clock signal that is the AND of two signals, with one signal inverted. The slide includes logos for IIT KHARAGPUR and NPTEL ONLINE CERTIFICATION COURSES at the bottom, and a small video inset of a man in the bottom right corner.

So, now clock sense example so; that means, suppose this is the clock whenever it passes through the buffers. So, it will be just delayed by the corresponding buffer delay, but the

actual that response or the waveform of the clock that will not be distorted. So, this is positive unate and this one is just if it is passes through one inverter then that is nothing, but the negative unate, then if you have connected this clock directly and another path it is just by passing through the inverter. So, at that time you will get that this edge triggered high pulse ok.

So, edge triggered high pulse means what? Rise, depending on the delay of this you will get only the pulse ok. In all other case it will be just 0. Why? Because, whenever it finds that this is the clock one and the delay of this inverter this will make the corresponding clock pulse here in this particular circuit. So, if you instead of and if you put NAND then it will be just inverted. So, here you are getting high here you will get low pulse.

So, if you put that inverter and then the corresponding this particular configuration then you will get the delay that; that means, this is the fall time; that means, here it will create this at the rise time it will create the pulse here at the time of fall it will create the pulse depending on this configuration. So, if you need to generate the pulse using the clock at that time you can use this kind of configuration ok.

(Refer Slide Time: 20:37)

The slide features a title "Pulse Clock Specified as a Generated Clock" in a blue banner. Below the title is a circuit diagram showing a clock signal (CLK) connected to an AND gate. One input of the AND gate is the CLK signal, and the other input is the inverted CLK signal (indicated by a bubble). The output of the AND gate is labeled "CLK". Below the circuit diagram is a timing diagram with three waveforms: "CLK" (a regular square wave), "CLK" (a square wave with a longer high pulse), and "CLK" (a square wave with a longer low pulse). The slide also includes logos for IIT KHARAGPUR and NPTEL ONLINE CERTIFICATION COURSES. A small video inset of a presenter is visible in the bottom right corner.

So, now we have already we have already discussed that this how this clock can be used as a pulse generator. So, the pulse width will be depending on the delay of this particular inverter. So, if you need the delay should be more at that time you have to make this particular path that means, the delay of this particular path more. That means, if it is 1

nanosecond, if a of delay of this clock; that means, this inverter is 1 nanosecond. So, the pulse width will be of 1 nanosecond if I if I put that 2 inverter or 3 inverter or 4 inverter over here. Sorry 1 or 2 3 inverter over here. So, at that time the pulse width will be 3 ok.


(Refer Slide Time: 21:33)



The slide is titled "Gated Clock". It features a logic diagram of an AND gate. The left input is labeled "Clock" and the right input is labeled "Enable". The output is labeled "Gated Clock". The slide also includes the IIT KHARAGPUR logo and NPTEL ONLINE CERTIFICATION COURSES logo at the bottom left, and a small video inset of a man speaking at the bottom right.

So, this is the gated clock, which we have already seen.

(Refer Slide Time: 21:35)



The slide is titled "Setup and Hold Margins for AND and NAND Gates". It features a timing diagram showing the relationship between clock signals and enable signals. The diagram includes labels for "Setup Margin", "Hold Margin", and "Arrival Time". The slide also includes the IIT KHARAGPUR logo and NPTEL ONLINE CERTIFICATION COURSES logo at the bottom left, and a small video inset of a man speaking at the bottom right.

So, in the gated clock how this setup and hold margin is being considered. So, if you see that using one and gate this clock and the enable is basically ANDed. So, this is the clock and if this is the corresponding gate signals ok, if this is the gate signals. So, at that time

whenever this gate signals is getting the 0 to. So, gate signals is 0 means in AND gate one of the signals is 0 means all the time it should be the output should be 0 ok.

So, whenever this goes from 0 to 1 at that time it will find the values of clock ok. So, it whenever it is going from 0 to 1 it will find the corresponding values of the clock. And what is the data it will check what is the setup margin at this particular edge, and whenever it is going down from 1 to 0 at that time it will check for the hold margin whenever this. Again with the data is basically going down means again 0 means at that time it will not the clock will be in the 0; that means, the it will not this and gate will not pass the clock signals to this particular registers.

So, at that time it will check the corresponding hold margin and in between of this when this gated clock is 1 and the clock signal is also 1 at that time it will be no change interval ok.

(Refer Slide Time: 23:20)

The slide features a title "Setup and Hold Margins for OR and NOR Gates" in a blue header. Below the title is a logic diagram of an OR gate with two inputs, A and B, and one output. The diagram is labeled "OR Gate" and "No change interval". To the right of the logic diagram are two timing waveforms. The top waveform is labeled "A, B, DATA" and shows a square wave for A and B, and a corresponding square wave for DATA. The bottom waveform is labeled "A, B, DATA" and shows a square wave for A and B, and a corresponding square wave for DATA. The slide also includes the IIT Kharagpur logo and NPTEL Online Certification Courses logo in the bottom left corner, and a small video inset of a person in the bottom right corner.

And then again if we use this OR/NOR gate type of configuration to use this for a gated clock. So, here actually gated clock means it is not that only all the time we will use AND gate, we can use this NAND gate, we can use OR gate, we can use any other gates depending on your logic of; that means, enabling or disabling the clock depending on that you can place the corresponding gates.



So, in case of NOR gate whenever that is 1. So, in case of nor gate 1 means the other input it depends on the other input. So, whenever this is this is 1 means it is 0. So, it will check what is the corresponding values; that means, what is the corresponding values in this particular clock source then again it will say; that means, when it is going from 1 to 0 it will check for this set up margin from 0 to 1; it will check for the hold margin values ok.

(Refer Slide Time: 24:30)

The slide is titled "Distorted Clock Waveforms". It features a central diagram of a circuit with two NOR gates. Below the circuit are four timing diagrams labeled "CLKEN", "CLKEN", "DATA", and "DATA". The first two diagrams show a clean clock signal, while the second two show distorted signals with glitches. The bottom of the slide contains the IIT KHARAGPUR logo and the NPTEL ONLINE CERTIFICATION COURSES logo. A small video inset in the bottom right corner shows a man in a blue shirt speaking.

And sometimes in the gated clock design we will get the corresponding glitch ok. So, why when we will we will get the glitch as these particular signals are also having the delay; that means, this gates are already having the delay.

So, sometimes we can we will consider that later not in this particular example we have that example later we will discuss on that. In some case whenever we are having that corresponding considering the delay over here for this particular gate it may happen that you will get some glitch and the circuit response will be wrong in nature.

(Refer Slide Time: 25: 24)

The slide is titled "Divide-by-2 Clock Generator". It contains a circuit diagram of a D flip-flop where the clock input is connected to the D input. Below the circuit is a timing diagram showing three signals: CLK (clock), D (data), and Q (output). The CLK signal is a square wave. The D signal is a square wave that is high during the first half of each clock cycle and low during the second half. The Q output signal is a square wave that is high during the first half of each clock cycle and low during the second half, effectively dividing the clock frequency by 2. The slide also includes logos for IIT KHARAGPUR and NPTEL ONLINE CERTIFICATION COURSES, and a small video inset of a presenter in the bottom right corner.

Then we can actually we use this different configuration for generating the pulse through the clock source. Now, we can also use these clocks; that means, use of the clock we can make that divide by 2 clock. So, how we can make the divide by 2 clock? Suppose, this is the system clock which is going to one of the particular register cell or the flip flop cell then the flip flops Q out output if I again connected to the in the feedback if I connected to the D input.

So, at that time it will from the Q output I will get the divided by two clock. How? Because, at that time this is the system clock the output of this divide will be something like this. Means what at this particular edge it will find that this Q 1 was 1 ok. So, it will continue and it will up to this again it will find here it will find that this Q 1 is 1 and Q bar is 0. So, again it will come down to 0 then again it will check whether at this particular edge. So, this is 0 so; that means, Q is 0 means Q bar is 1.

So, again it will go on. So, something like this so; that means, here if this is also; that means, the with duty cycles of 50 percent. So, we have generate from this Q we have generate the another clock pulse which is basically the period is 2 times of the system clock. So, that is nothing, but the divide by 2 clock generator ok. So, now, using this simple logic, you can generate the divide by 4, divide by 8, divide by 16. So, any divide by this in the power of 2 you can easily make the corresponding clock generator circuit using this kind of configuration ok.

So, it is not only that we need this divide by 2 sometimes we need divide by that which is not in the power of 2. Divide by 3, divide by 5, divide by 7, divide by 9. So, at that time how we can design that that also we will consider that type of example we will consider in the next one next class.

Thank you for today's class.