


Digital Control in Switched Mode Power Converters and FPGA-based Prototyping
Dr. Santanu Kapat
Department of Electrical Engineering
Indian Institute of Technology, Kharagpur

Module - 10
Steps for FPGA Prototyping of Digital Voltage Mode and Current Mode Control
Lecture - 98
Stability Comparison of Fixed and Variable Freq. Digital CMC with Experimental Results

Welcome to this lecture we are going to talk about the Stability Comparison of Fixed and Variable Frequency Digital Current Mode Control with some experimental case studies.

(Refer Slide Time: 00:34)




Concepts Covered

- Revisit of Mixed-signal fixed and variable frequency CMC methods
- Experimental results of stability status with closed current-loop
- Comparative assessment of fixed and variable freq. CMC methods

The slide features a dark blue header with the title 'Concepts Covered' in white. Below the header is a white area containing a bulleted list of three items. On the right side of the slide, there is a small video inset showing a man in a white shirt speaking. At the bottom of the slide, there are logos for IIT Kharagpur and NPTEL.


So, here we are going to talk about we want to revisit the Mixed signal fix and variable frequency current mode control method. Then we want to show experimental results of stability status with a close current loop and we want to show some assessment. We want to make a comparative assessment of the fixed and variable frequency control methods current mode control method.

(Refer Slide Time: 00:53)




So, you already have discussed mixed signal peak current mode control. So, we are not going to spend time on it. And we know you know the functional waveform.

(Refer Slide Time: 01:05)



And we also know the mixed signal constant off-time peak current mode control the only difference between the fixed frequency peak current mode and this peak constant off-time peak current mode. Here the off time is fixed and the fixed frequency time period is fixed.

(Refer Slide Time: 01:20)




But both have the peak current-based architecture in case of constant on-time current mode control. It is a valley current mode control, where on time is fixed and it is the valley current mode control and we are not going to show valley current mode fixed frequency control this is not.

So, popular, but this constant on-time current mode control is very popular because if you are talking about you know data center application even for low duty ratio pol application. Where the on time is small and for that on time peak current mode fixed frequency will be stable, but it will be difficult to implement when you go for high frequency.

Because you have to take care of the comparator action everything, but this constant on time is very popular for low duty ratio operation because the on time is just the timer. And during the off time, you will get a large time. So, I am talking about the scenario when the duty ratio is very large and you will get like this. So, in such cases, this constant on time is a very popular architecture where this is your reference current.


So, this is particularly for low-duty ratio high-frequency dc-dc converter ok. And we have shown in the earlier lecture that this valley current mode is constant on time and peak current mode is constant on time. Both are inherently current loop stable irrespective of the duty ratio. Whatever the duty ratio the current loop is stable.

(Refer Slide Time: 03:02)



So, now, we have discussed the FPGA implementation aspect of variable frequency current mode control like a constant off-time peak current mode control as well as constant on-time very current valley current mode control and we have also discussed the fixed frequency peak current mode control in detail in lecture number 75, 76.

(Refer Slide Time: 03:20)




So, we want to show the experimental case study.

So, at 2.5 volt input for peak current based architecture, which is the case of peak current mode control here with ramp. We are talking about and here we are considering 2 ampere for the valley current mode control; that means, for constant off time. So, these 2 are peak current mode control and we have considered 3.4 ampere as the I_{ref} .

So, for both this cases for this case as well as this case, but for constant on-time control, we have considered the I_{ref} to be 2 ampere because this is a valley current mode control. And at 2.5 volt input, we have selected the on time and off-time in such a way. So, T_{on} is found to be 2 point 4 microsecond and T_{off} is found to be 2.6 microsecond. So, they are very close to the 50 percent duty ratio, because the effective time period we want to be 5 microsecond ok. So, this switching period is 5 microsecond, because we are using fixed frequency control ok.


Now, when you decrease the input voltage from 2.5 to 2.25 so, we have selected T_{on} T_{off} for this case where the input voltage; that means, these all are designed for V_{in} equal to 2.5 volt, but these are all closed current loops we have not closed the outer loop.

(Refer Slide Time: 05:01)



Now, what will happen if suddenly decrease the input voltage? So, naturally for this case for constant off time the time period; that means, we have f_{sw} which is 200 kilohertz here f_{sw1} we know it will be smaller than f_{sw} and here f_{sw2} will be smaller than f_{sw} , and here peak currents are fixed valley current is fixed, but these 2 are perfectly stable and here it is stable by using ramp compensation. Otherwise, it was unstable we saw in lecture 193.

(Refer Slide Time: 05:43)



Now, if we reduce that input voltage to 2 volt then f_{sw} is still 200 kilohertz, but you will have a subharmonic instability. Even with ramp compensation, because we have not considered a large ramp we have just considered a ramp that is not enough to fully stabilize the current loop. So, you need to increase the ramp we have discussed this ramp and you can see the reference for each case are not identical.

Why? Because if you consider this is without ramp now with the ramp we will have something like this. Now, you have a current loop instability problem here. Here let us say. So, since these 2 points are different. That is why the subsequent points one is higher one is lower because it is because of the ramp and ramp if your hitting point; that means, this timing is different then naturally these values will be different and as a result the effective peak of the inductor currents are different.

Even though you set a reference current this is because, because of using this ramp. So, the actual inductor current will not be fixed. Because the ramp will change and if the sub-harmonic is there ramp will be different this is one of the problems of ramp compensation, because if you want to precisely control the current reference or peak current even for a high-duty ratio operation.

Then if you add a ramp to this precise current you know control of the peak current is not possible, because the ramp will set the revised current reference or updated current reference which is not which is smaller than the actual peak reference current. And that is why, but if

you consider constant off time they are fixed and if you consider constant on time the valley current is fixed, but the drawback here f_{sw1} is smaller than f_{sw} and f_{sw2} is much larger than f_{sw} , but they are all stable for these 2 cases stable without any ramp.

(Refer Slide Time: 08:02)

Comparative Study of Switching Frequency – CCM Buck Converter

CMC Technique	Switching frequency (f_{sw})	Worst case scenario
Fixed frequency CMC	$f_{sw} = f_{ext}$	Insensitive to system and operating conditions
Constant on-time CMC	$f_{sw} = \frac{1}{T_{on}} \times \left(\frac{V_o}{V_{in}} \right)$	Highest switching frequency at lowest input voltage
Constant off-time CMC	$f_{sw} = \frac{1}{T_{off}} \times \left(1 - \frac{V_o}{V_{in}} \right)$	Highest switching frequency at highest input voltage

Handwritten notes on the slide:
 - Above the table: $f_{sw} \propto \left(\frac{V_{in} - V_o}{V_{in}} \right)$
 - Next to the first row: $f_{sw} \propto \left(1 - \frac{V_o}{V_{in}} \right)$
 - Next to the second row: $f_{sw} \propto \frac{1}{V_{in}}$
 - Next to the third row: $f_{sw} \propto \left(1 - \frac{V_o}{V_{in}} \right)$
 - A small video inset of a speaker is visible in the bottom right corner of the slide.


So, in summary, in fixed frequency control, we have frequency fixed, but in constant on-time current mode control we saw that frequency was increasing with decreasing input voltage and this is exactly what. So, the switching frequency is inversely proportional to V_{in} .

So, mathematically we have discussed. Here if you see the switching frequency it is not directly proportional, but if you take an incremental factor; that means if you take what you say you have V_{in} ; that means if you take this guy; that means if you say $1 - \frac{V_o}{V_{in}}$. I would say $V_{in} - V_o$ by V_{in} .

So, this is the term we want to take we want to relate to how this input voltage is related. So, what we will get you will get; that means, you know I can take V_o out. So, if you take. So, $1 - \frac{V_o}{V_{in}}$, and; that means if you see switching frequency is proportional to this factor; that means if V_{in} is decreasing this guy will increase and this effect will decrease. So, the switching frequency decrease. So, the switching frequency. So, it will be highest at the highest input voltage, but at the lowest input will be the lowest. So, here it will be highest at the lowest input voltage.

But all these problems can be overcome if we can adapt you can make adaptive on or off time based on whether it is a constant on-time control or off-time control and in digital it is very easy even if we do not need a whole lot of digital control for the outer voltage inner curve. They can be purely analog, but your timing signal will be the digital domain where you can play with this adaptation in timing parameters. So, that you can maintain the switching frequency.

(Refer Slide Time: 10:07)



The slide features a dark blue header with the word 'Summary' in white. Below the header, there are three bullet points in black text. The third bullet point is underlined. In the bottom right corner of the slide, there is a small video inset showing a man in a white shirt speaking. At the bottom of the slide, there are logos for IIT Kharagpur and NPTEL, and the text 'IIT Kharagpur' is centered.

- Revisit of Mixed-signal fixed and variable frequency CMC methods
- Experimental results of stability status with closed current-loop
- Comparative assessment of fixed and variable freq. CMC methods

So, in summary, we have discussed various both mixed-signal fixed frequency and variable frequency control we have revisited. We have shown some experimental results regarding their stability status for fixed frequency we have considered ramp compensation and we saw that the ramp compensation was not enough when you further increase the duty ratio. Then you need to increase ramp composition and that may slowly take the current mode control to become voltage mode control by adding more and more ramps.

But we saw that in the case of constant on time off time there is no problem with the current of stability and we also saw some comparative assessment, but they have a problem in terms of frequency variation, which can be anticipated by the means of timing adaptation. So; that means, we have shown some competitive assessment between fixed frequency and variable frequency current mode control. That is it for today.

Thank you very much.