

**Analog Integrated Circuits**  
**Prof. S. Aniruddhan**  
**Department of Electrical Engineering**  
**Indian Institute of Technology, Madras**

**Lecture – 15**  
**Active Loads**

In this lecture, we are going to start looking at a particular type of circuit that is going to try to maximize the gain available from an amplifier.

(Refer Slide Time: 00:30)

Active loads

$$\frac{v_o}{v_s} = -g_m R = A$$

$\uparrow |A| \Rightarrow \begin{cases} \uparrow g_m & \text{or} & \uparrow R \\ \uparrow I & & \uparrow \left(\frac{W}{L}\right) \\ \text{power} & & \text{BW} \end{cases}$

$v_o = V_{DD} - I_D R$   
reduces  
 $V_B$  is constant

So, so far you would have seen that the common source amplifier gives you the maximum available gain that you can get. So, you will need a bias voltage  $V_B$  at the gate of the transistor and the small signal is also applied here. The output is of course, taken at the drain. So, maybe I will call this the d c voltage is capital  $V_o$  plus the a c voltage is small  $v_o$ .

So, we know that the gain of this circuit  $V_o$  by  $V_s$  is minus  $g_m R$ . Now suppose I want to get more and more gain from the circuit, I will need to either increase the  $g_m$  of the circuit or increase the resistance of the circuit.

Now, there is a limit to which you can gain increase the  $g_m$ , primarily because you do not want to keep increasing the power by increasing the current. So, if I want to increase

$g_m$  I need to increase current which means power consumption would increase I do not want to do that.

The other thing that I would need to do is increase the width to length ratio. The otherwise I would need to increase the otherwise, if I wanted to increase  $g_m$  if I wanted to increase the gain of the circuit. So, this is a I increase  $A$  in two ways, I need to increase  $g_m$  or increase  $R$ .

Now, I can increase  $g_m$  by increasing the current or increasing the  $w$  over  $L$  of the transistor now all of these has both of these have certain issues.

If I increase  $I$  of course, I am increasing the power consumption of the circuit which I do not want to do. If I increase the width and length of width over length of the device I am actually making the device slower because I am increasing the capacitance of the device so the band width gets affected. So, this affects power and this affects band width.

I do not want to affect either of these as much as possible. If I increase  $R$  what happens? Suppose I keep the current consumption constant and width and length of the transistor constant if I increase  $r$  what I find is that  $V_o$  the d c value is  $V_{DD}$  minus  $I_{naught} R$ .

So, if I keep increasing the value of resistance this keep drop reducing. So, the d c voltage at the gate of at the drain of transistor keeps reducing, eventually whereas, the  $V_B$  stays constant because the current is constant.

So, far you would have seen this type of common source amplifier, and you can write down the various d c voltages in terms of the d c currents and so on.

(Refer Slide Time: 04:13)

Active loads

$V_{DD}$   
 $R$   
 $V_o + V_o$   
 $V_B + V_s$   
 $I_D$

$V_o = V_{DD} - I_o R$   
 $\frac{V_o}{V_s} = -g_m R$  { we want to increase this }

$\uparrow g_m \rightarrow \begin{cases} \uparrow I_D \text{ { increases power? } } \\ \uparrow \left(\frac{W}{L}\right) \text{ { increases Cap, dec. BW? } } \end{cases}$

$\uparrow R \rightarrow V_o \text{ reduces}$   
 $\hookrightarrow M_1 \text{ moves closer to triode}$   
 $\text{(swing limits reduce)}$

NPTEL

But the voltage that we are interested in is the output d c voltage which is  $V_{DD}$  minus  $I_D R$ , and we know that for this circuit the small signal gain  $V_o$  by  $V_s$  is minus  $g_m R$ .

Now, let us say that we are trying to increase this gain the magnitude of this gain. So, this is what we are going to try to do.


Now, there are of course, only two ways two parameters that you can touch. So, you can increase the trans-conductance. So, this can be done in two ways, I can increase  $I_D$ , which I do not want to do which because this will increase power. This increases the d c power consumption which I do not want to do.

The other way I can increase  $g_m$  is to increase the widths over length ration, and this will increase capacitance and of course, more importantly decreases the band width which is also a problem, I want to keep the band width constant.

And the other way to increase the magnitude of  $V_o$  by  $V_s$  is to increase the value of resistance. Now on the phase of it this seems fine, but please note that the output d c voltage reduces linearly with increase in resistance.

In other words the actual implication of this is that  $M_1$  moves closer to the triode region to the triode boundary and therefore, what I am actually giving up is swing limit and this is also a problem.

(Refer Slide Time: 06:31)



Now, let us show this graphically. So, that we get a better understanding I am going to show this on the plot of  $I_D$  versus  $V_{DS}$ . So, we know that for a particular  $V_B$ , the  $I_D$  versus  $V_{DS}$  plot looks like this and initially I might have been biased somewhere here  $V_{DD}$  minus  $I_{naught} R_d$ , but now if I increase  $r$  for the same  $V_B$  I will move closer and closer to the triode, let us say this was the triode boundary, I will move closer and closer to the triode boundary which I do not want to do.

Now, it turns out that you need a large value of resistance without changing the bias voltage at the output you may remember from your basic circuit course that if you take an NMOS transistor and bias it using a current source the gain of the circuit. So,  $V_o$  by  $V_s$  is nothing, but minus  $g_m r_{ds}$  and this is the intrinsic gain of NMOS.

So, you may remember that this is the largest gain that you can get from a transistor. So, what we want to achieve is we want to you get a common source amplifier, which has a gain that is as close to this is possible, this of course, does not have strong limitations on output bias point because the current source can have a large range of voltages across it without changing the current.

Now, our job next is going to be to design this is going to be to design this current source, now what we want is we actually want a current source of some value  $I_{naught}$  right. So, this was  $I_{naught}$ .

Now, please note that the current source is taking some current from VDD and pushing it to ground and; obviously, it has a constant voltage independent of  $V_o$ , which means that  $R$  volt is large. So, these are the characteristics you want from a current source.

So, many of you might realize that a pmos transistor with its source connected to VDD and its drain connected to some  $V_{B1}$  I will call it  $V_{B1}$  or  $V_{B2}$  which is gate connected to  $V_{B2}$  will have a current  $I_{naught}$  that is related to  $V_{B2}$  in the following manner in this way right.

So, I need to choose  $V_{B2}$  and  $w$  over  $L$  of the pmos transistor such that it has a current  $I_{naught}$ . What is the output resistance seen at the drain this is of course, the  $r_{ds}$  of the pmos which is which can be designed to be very large.

So, now we are going to replace the current source with a pmos transistor, that has biased for a particular current.

(Refer Slide Time: 10:43)

Handwritten notes on the slide:

- $V_{B1}$  &  $V_{B2}$  chosen so that
- \*  $I_{D1} = I_{D2} = I_o$
- \* Both  $M_1$  &  $M_2$  are in saturation
- $\frac{V_o}{V_s} = -g_{m1} (r_{ds1} || r_{ds2}) \rightarrow$  can be very large
- $V_{ox}$  is not limited by  $r_{ds2}$

So, this is the amplifier that you have been looking for. So, let us say the NMOS transistor is  $M_1$  and the pmos transistor is  $M_2$  and I am going to say that the NMOS transistor has a bias voltage  $V_{B1}$  and signal voltage  $V_s$  applied to the gate, the pmos transistor has some voltage  $V_{B2}$  at its gate.

Now, you need to apply a voltage  $V_{B1}$  such that the NMOS transistor has a current  $I_{naught}$ , and you need to apply a  $V_{B2}$  such that the pmos transistor also carries a current  $I_{naught}$ .

If you were to draw the small signal equivalent circuit. So, before we draw the small signal equivalent circuit, I want to emphasize again that  $V_{B1}$  and  $V_{B2}$  have to be chosen very carefully. So, that the two transistors have the same current  $I_{naught}$  and there is one additional condition that is very important I will write it down. Both  $M_1$  and  $M_2$  are in saturation this is a very important condition as you will see. So, you need to choose  $V_{B1}$  and  $V_{B2}$  very carefully.

Now, let us draw the small signal equivalent circuit. So, I have a voltage  $V_s$  which is applied to the gate of  $M_1$ , and there is a current source which is  $g_{m1} v_{gs1}$  and  $r_{ds1}$  of  $m_1$ . So, this is the drain of  $M_1$  this is of course, the source of  $M_1$ . Now please note that the drain of  $M_1$  is connected to the drain of  $M_2$  which is also happens to be the output voltage  $v_o$ .

Now, what happens to the current source of  $M_2$  the voltage control current source clearly the small signal voltage at both the source and the gate of the pmos transistor is 0 and therefore, there will be no signal current generated by the  $g_m$  portion of the pmos transistor. Now you can write the expression for  $V_o$  by  $V_s$  this is nothing, but minus  $g_m$  into  $r_{ds1}$  parallel  $r_{ds2}$ . So, now, this can be very very large and. In fact, this is only around half of the intrinsic gain of the transistor, this can be much larger than  $g_m$  times  $r$  because the value of  $r_{ds}$  is normally much larger than the value of  $r$ .

What about the bias point? Please note that the output voltage  $V_o$  DC is not limited by  $r_{ds}$  of the pmos transistor. So, this is an important distinction compared to the case with the resistor, where the output dc voltage was related to the value of the resistance

In the case of the pmos transistor the output bias voltage can vary over a large range of values without affecting the value of the current or the performance of the pmos transistor.

Now, we can go one step further to complete this whole scenario we can go one step further.

(Refer Slide Time: 15:19)

$$\frac{v_o}{v_s} = -(g_{m1} + g_{m2}) (r_{ds1} || r_{ds2})$$

Both  $M_1$  &  $M_2$  should be in saturation

"CMOS Inverter"

Both  $M_1$  &  $M_2$  are in saturation

$A = \frac{v_o}{v_s} = \text{slope of this curve}$

NPTEL

Of course you can also imagine a scenario where you use the pmos transistor for getting some signal gain also. So, what do I mean by that? In the earlier case I was applying  $V_s$  here and I was connecting the gate of the pmos transistor to small signal ground, but a question can be asked why not connect the gate of the pmos transistor to  $V_s$  so that you get small signal gain from the pmos transistor also and yes definitely this can be done.

So, let us look at that circuit. So, I am going to this is the circuit that will have  $V_s$  being applied to the gate of both NMOS and pmos, and I will leave this as a home work, but you can draw the small signal equivalent circuit and show that  $V_o$  by  $V_s$  will be minus  $g_{m1} + g_{m2}$  times  $r_{ds1} || r_{ds2}$ . So, the gain of this circuit will be even higher than the gain of the previous circuit.

Before we proceed further with this circuit I just want to point out that this particular style of using a pmos transistor to get more gain you call this particular pmos transistor by a specific name this pmos transistor is called an active load. So, instead of using a passive resistor a small signal passive resistor which is passive, the pmos transistor actually has small signal gain. So, from a small signal point of view it is active and this is such a way of using the circuit is called an active load.

Now, in this for this particular circuit each transistor acts as an active load for the other transistor. Now an important condition is that both  $M_1$  and  $M_2$  should be in saturation. So, only if both of them are in saturation will you actually get large gain. If any one of

them goes into the triode region you will not get large gain either for this circuit or for the previous circuit.

Those of you who would have taken a course on digital integrated circuits will know that this circuit is actually used in digital design not in a small signal fashion as the CMOS inverter.

In those cases you do not apply a small signal voltage at the input and you do not take a small signal voltage at the output. And I encourage all of you to go back and draw the  $V_{out}$  versus  $V_{in}$  DC characteristics for this circuit. So, if you were to take this circuit and apply a DC voltage  $V_{in}$  and look at the output DC voltage  $V_{out}$ , if you plot  $V_{in}$  versus  $V_{out}$  I will give you the curve here I encourage you all to study the circuit and analyze how this happens. So,  $V_{in}$  is normally varied between 0 and  $V_{DD}$ . So, if you quickly look at the circuit when  $V_{in}$  is very small below the threshold voltage of the NMOS transistor, the NMOS transistor is completely cut off and it cannot conduct any current and therefore, the PMOS transistor also has to be nonconductive.

However the source gate voltage for the PMOS transistor is very large. So, therefore, the only way this can happen is if the drain source voltage or the source drain voltage of the PMOS transistor is almost 0. So, what you will find is that the output voltage till the NMOS transistor turns on, the output voltage will remain at  $V_{DD}$  there is no current through the circuit. So, the output voltage cannot change and the drain source voltage for the PMOS transistor is clearly 0, it is  $V_{DD}$  minus  $V_{out}$ .


After the input voltage crosses  $V_{tn}$  you will find that the NMOS can conduct because the  $V_{out}$  is very large the NMOS will be in saturation region, but the PMOS will be in triode region. Now before I draw the center portion let us look at the other side, if you look at voltages between  $V_{DD}$  minus  $V_{tp}$  and  $V_{DD}$  you will find that the circuit is not conductive because the PMOS transistor is off and. So, you will find that the output voltage is 0 and stays 0 because the NMOS transistor has the drain source voltage of 0.

Eventually the NMOS transistor hits triode and it starts to conduct with the PMOS transistor being in saturation. Now there is the center portion where both transistors are in saturation. Now this portion is the analog portion, in this region both  $M_1$  and  $M_2$  are in saturation and this is where you get maximum gain, because please note that the gain  $A_v$  which is  $V_o$  by  $V_s$  is nothing, but the slope of this curve it is basically  $dV_o$  by  $dV_{in}$ .



Of course I have shown this in an exaggerated manner such that the gain is not very high if you actually look at a typical cmos inverter.

(Refer Slide Time: 22:32)



If you look at it a digital I c text books you may actually see a curve that looks more like this. I have exaggerated the curve to show that you know you get large gain you can actually get in an ideal case a cmos inverter should look like this

This is the kind of curve you will see. If you ignore channel length modulation. So, this slope is minus infinity if you ignore lambda slope is minus infinity in other words the gain is infinite clearly because  $r_{ds}$  is infinite.

I have shown a case where lambda is very small sorry lambda is very large for the curve shown for an ideal transistor lambda is 0 when you will have  $r_{ds}$  equal to infinity. So, there is a range of output and input voltages over which the transistor both transistors are in saturation. This is called the cmos inverter and this can also be used to bias the; this can also be used to get very large gains.