# **Power Electronics**

#### Prof. K. Gopakumar

## **Centre for Electronics Design and Technology**

### Indian Institute of Science, Bangalore

## Lecture - 15


### Front-End Ac to Dc Converter - Simulation Study

In the last two three classes, we were talking about ac to dc converter, front end ac to dc converter with unity power factor. So, we start with how we can make use of this converter so that we can have an ac to dc converter with a PWM control and we do not have to resort high very high frequency PWM, without resorting to very high frequency PWM switching and using two converters and with a phase shifted sine and triangle modulating signals appropriately some of the lower harmonics we could suppress.

So, the harmonics we were able to suppress was the harmonics at the fc and its side bands and then the harmonics and the side bands of 2 fc and we were using an fc of around 11 times the mains. Now, then we discussed how that inductance we can design and the output capacitor how we can design, then how we will go for the PWM signal, sine triangle you have drawn on the wave forms, then how we can draw a closed loop schematic of the whole control scheme, then how we can design our controller; all those things we have designed for a particular converter input specification.

Now, let us see, now all the design part is over; let us say our design is correct or not. So, we will go to our simulation now.


(Refer Slide Time: 2:49)



So, if you see here, this is our front end converter. So, this is our input reference; input reference when we give 10 volts, we want our output voltage of 2800 volts. Now, this output we are giving a feed back here that is we are sensing the output dc and feed back here and we are controlling it.

So, before coming to the whole controller, let us first see whether it is working, let us start it quickly; then we will come to the various controllers. So, the various ports are available; this is our total dc link current, here we can observe here, here we can see separate output dc voltage, here we can see the output voltage, total transformer input primary current and the primary reference voltage. And here, we can see the total output  $V_{DC}$  means output dc voltage, then the input voltage, then the two converters due to PWM that current and the total current. So, let us start it now and let us see how it works, we will open this one.

(Refer Slide Time: 4:09)



See, if you see your static, this is the capacitor voltage, this is the starting transient, it will stabilise soon. If you see here, this red line that is this one, this is our input mains, sinusoidal representation. Then we can see the three sets of current here. This violet current, this is the total transformer input current that is this one and these two are the two converter currents. So, if you can see the two converter currents it has more ripple than the primary side. Another thing you should notice that one is this power is from the source ac side to the dc side with the nearly unity power factor. If you see here, it is nearly unity power factor and our capacitor voltage is nearly 2800 voltage.


Let us, so this X axis I put some lower time scheme so that I want to see the repel and the current.

(Refer Slide Time: 5:14)

The Post of the Second			
a second s			
Area	Surgers and a surgers of the		
Datage Unr	"nener"		
The latest indice and one -			
Contraction of the second s			
Country .			
UR Canad	THE Auto		
of the Local Division in which the Real Property lies,	No. of Concession, Name		
00000000000	XXXX		


Now, let us see more number of cycles in a cycle; instead of 0.2, I will make it here, apply and refer.

(Refer Slide Time: 5:20)



So, if you see here, see the capacitor repel; so we have designed for a delta v of 5%, so it is within the 5% thing and here is the mains voltage run and the two converters and the transformer primary curve. So, transformer primary current if you see, the repel is highly negligible. Now here, I want to see, quickly I want to reverse it; let us see whether we can do it.

(Refer Slide Time: 5:49)




Simulation, I pause it; now, I will try to change the load resistance. Load resistance we have represented as a resistive load, 1 by r; this is the current feedback. So, to make it regeneration load, I will make it negative that is how we can make it the regenerative quickly, regeneration.

(Refer Slide Time: 6:03)

<b>H</b>	🖬 forestern filmek Procenanteres (14) 🛛 🏭	6118
D	San Thread-son gas (p+5.54 m mm gas (p+6.5cm p+170)	0
	Mair   Signal data Spec   Parameter Stat Spec	
_	Las	
	MARANA Description Int	
-	Jargh Inn (1 in Hented	
1		
	DE Canal De Laur	
-		(C)
	Producti 1	
LT_		91
		Une
		• • • •
		spratual provide
		Vittanie
81		E


So, load is made negative, apply, then simulation, continue.

(Refer Slide Time: 6:11)



Let us see our converter block here. What happened to this one?

(Refer Slide Time: 6:19)




See, immediately it reverses because in the same screen it has happened, see immediately it reverses, you can see here. During the power reversal, the transient slowly it would slide up. See, there is fluctuation in the capacitor voltage but it stabilises. Now, if you see here, the power flow is negative, opposite, in the reversed direction. Now, it will stabilise soon; see capacitor voltage is stabilised and input control was stabilised within few cycle, one or two cycle. So, everything is stabilised, quickly powered.

Here if you see, it is the input voltage and the currents are nearly 180 degree phase shifted that means power flow is opposite direction. Now, so that our convertor model is working; now only fine tuning you can do so that these transients however we can control it. Now, let

us stop this one and let us go to our model so that a detail study of the model, how we can model it, we will get a field for it.

(Refer Slide Time: 7:25)




As I told, so this is our constant 10 volt that is our input reference, this is Matlab Simulink block, you can get this block and if u click here, the constant value we can mention here. So, we can measure 10 volts.

(Refer Slide Time: 7:44)

		 -
n tenter		unter provinsi and
	Saven1	


So this, in Matlab we can extract, we can stimulate the whole thing based on the actual voltages but here if you see, our controller will be in the real practice, it will be on the plus or minus or plus or minus of 10 volts plus or minus 15 voltage level, then through the convertor we boost up the output voltage. So, to get the say one to one correspondence with the thing, we will make the block 10 volt and we are giving the feedback here. This feedback is taken from our  $V_C$ . How we get the  $V_C$ ?

(Refer Slide Time: 8:22)



That is this side,  $V_{dc}$  will come to that one, this we will, we have taken that one, from there we will step down the voltage that is this one that is the  $K_V$ ; we will step down so that when 2800 volts comes, here it will be 10 volt. So, any change in the capacitor voltage due to sudden loading or anything, it will act here or whenever if we want to get 2800 volt, suppose you want the output dc only 2000; we can control this one, correspondingly feedback will take care of that one. But here we want of front end ac to dc fixed dc. Now, this is our PI controller.

(Refer Slide Time: 9:01)



PI controller; see P plus I, so last class I taught, we discussed about the PI controller implementation using analog circuits. There, I mentioned output has to be controlled that means here the output well within, suppose it is analog operational amplifier, it has to be well within the plus 12 minus 12; so to be safe, we will make it plus 10 and minus 10. So here, we

give the saturation limit output controller and at the same time, the last time we said the feedback operational amplifier with the set values maximum minimum.

(Refer Slide Time: 9:42)

Free New Direk Parameters: Saturation		14 20
Cardination Card read signal to the upper and tones inducation values	The Date of the local division of the local	
Factor		and the second se
Lines had		0.42
		The second second
Love but	O D TH	Setting and and a set
18		Cast -
GP Tread on gala other linearizing	1 Secure	P
F Community Strains		Subsystem
Largen ten (1 he straded)	P	
12		
	Contraction of the local division of the loc	
The David State		
TE Sand the		1.
P Dend De		$ \rightarrow $
E Sent Sent		

Here, if you see here, we can set upper limit and minus limit block, so easy for simulation. Then PI controller that capacitor saturation I told, so here also there is an integrated  $\dots$  integrator.

 Image: State of the s

(Refer Slide Time: 9:55)


Here if you take integrator, saturation limit we can specify here so that we have specified here then sum here. So, because of this gain, the output also we should limit it that is why this output that is this is the output is the one here, we limit to plus 10 and minus 10.

Now, there is another feedback is coming here, this is called feed forward. It is coming from the current, output load current. See, this PI control, this is coming from the output load

current; we are putting a load, for the simulation we are putting a resistive load, this output dc multiply 1 by r gives the load current, again gain, current gain we will give it here.


So, these current gain plus this one when it gives here; so here also, this gain you should properly do it so that the current total reference should be always plus or minus 10 volt level. Now, if you see, this is called feed forward but this we are not talked before. If you see here, this PI controller; we want this PI controller to change whenever the only the capacitor changes or whenever our reference change only, we want this PI controller should act. But if you see, sudden load changes, there is a fluctuation in the capacitor voltage. That can load change will reflect here, then it will gives a required current reference. So, instead of going through this output loop, if we can send the output current, natural practice and then the power balance input power is equal to output power.

So, we know the input voltage, peak value, rms value, sinusoidal we know it, output dc is also known; so from that one, for any sudden load changing or change in load, what is our required input current we can feed forward? So, that we can give it, so this is the total current reference. This current reference, we want unity power factor. This gives for a sinusoidal for the sinusoidal current; what is the peak value? Now, we will generate a sine wave.




(Refer Slide Time: 12:08)

This sine wave is in natural practice, we have to derive from the mains so that it should have the and here we are generating with an amplitude one, so we want only the sine function one and this frequency - 2 pi into 60 that is our main frequency. Then this slight phase lead is adjusted here. As I told here, their phase lead we can adjust such that that is our input mains frequency and this due to, the current which is reference current and feedback current has come to the current loop and we are dealing with sinusoidal current, there is a delay will be there. That delay can be compensated by giving a leads to the reference here that is what we have given; that with trial and error, we can adjust it so that we will get nearly unity power factor. (Refer Slide Time: 12:57)



So, it has come here and we are multiplying that one. So, our final current reference is here. Now, current feedback; so if you see here, the current feedback is taken from here, 1 by r. This current feedback, there are two converters; two convertors will give total  $i_s$  1 and  $i_s$  2 input current and this is our, so two converter should equal current. So, this is the total load current. This total current we can take it and divide by the current gain and we can feed it here.

(Refer Slide Time: 13:42)



Then, current control loop; controller we said we want only we require only a proportional gain that is ls, here ls is there, l is the inductance. Then t, t is equal to 2 tr we know it; is a  $K_i$  current feedback gain, g is the converter gain. So, this we can put it here.

(Refer Slide Time: 13:58)

Della she could be been been a	
D # 2 # 2 # 3 % # 2 # 4 * 10 / 10 # 10 # 10 # 10 # 10 # 10 # 10 #	Real of the local state
San Deamine per (s + K, Val + salls per (s + K) + salls Nen   Sand Deargen   Parameter (ser) (per   Sand Registration   Transmitter Carpit Inter ( To infanting) [1 ] ] ] ] ] ] ] ] ] ] ] ] ]	

So, if you take the gain factor, we can put this gain here that is what is specified here; so, gain is given here. Then there is a saturation limit here.


(Refer Slide Time: 14:13)

Contraction Networks Contraction	10.00
Talaatine Lad topi spanis for agen onlines advater view. Pasaane Sage for Long for Long for	
P Tout or you when the second P Tout or you when the second Toppin these ( ) to obtained ( )	

So, here also saturation, we are always saturation limit, we are making plus or minus 10; this will come here. To this one, minus vg; this is coming from our  $V_S$  (t) that is our reference voltage. So, this minus vs vg v this one with the saturation, we are giving to the converter as the input. See, here also, this also act as the feed forward. If any change in fluctuation,  $V_S$  (t) happens. If it is not here, then it will reflect on the capacitor and then capacitor due to current and then only current loop will adjust.


Instead of that one, we can through a feed forward, we can give it here that is from the standard back converter equation  $V_S$  (t) Vr,  $V_S$  (t) minus or  $V_S$  (t) plus l into di by dt is equal to Vr (t), we can give it here. Now, this also, this is our converter.

(Refer Slide Time: 15:09)



Convertor we have, if you see here, there are two convertor; this input is our  $V_r$  (t) reference, this reference is compared with the triangle waveform.

(Refer Slide Time: 15:22)



So here, triangle waveform we can generate; first we will generate a sine wave.


(Refer Slide Time: 15:27)

	Server Slock Parameters: New Wood	10.01
0.01	Guipal a size repres	5
-	101+Aug/TestTy/TestTelTest=Nac	
1	Everyge determines for consultational technique used. The parameters in the two- tames are research to cough.	
Star West	Tamphic per parted + 21/ / Forgamy * Serute And	
	Number of other parallels - Phase " Canadia per passed / 12754	
	Use the cample based are type if rearrange publican disk to cannot be large from in g. Souther in allocate land areas	
	Passielas	
	the ten Brennen and a	
	Terefit the statements and	
	Angeliate	
	17	
	Pressance Lastine's	
	29/00 CONTRACT	
	Postal	
	Part in	
	Cargh Inn	
	P Impetitute parameter a 10	
1 20	En long I an	
TI man	C	E 4 8 6 5 1 1 1

Sine wave multiplied by, the frequency is not 60, 16 multiplied by 11. So, this is 2 pi into 660. This triangle waveform, we will pass through a sine, this arc triangle trigonometric tree function. So, this will automatically, if you give arc sine if you give, it is a triangle waveform which is in phase with the sine waveform. So, the phase shift will not be there.

So, that is why I think, we would not have a triangle waveform which is in synchronised with our mains. So, arc term it comes, it will arc term means it is angle, it will go to the pi value plus minus pi. So, corresponding gain if you do it her, gain multiplicant you can get the triangle waveform which close to whatever the value plus or minus 10 or plus or minus 1; whatever we want here.


(Refer Slide Time: 16:12)



Then this is the logic we will put it here; in this logic if you see, its output one for positive input that means when the error is negative that is the sine is greater than the triangle value or

negative that is minus 1 when the sine is less than the triangle value. So, this is the one which we can give it here. So, we will get a PWM waveform.


This PWM waveform going from plus 1 to minus 1 multiplied by  $V_{dc}$  by 2 that is our  $V_{dc}$ , we know it. So,  $V_{dc}$  by 2 plus or minus 1, you will get the pole voltage that is for phase A leg or this is phase B leg waveform here. So, if you see here, this side it will be plus or minus 1 only that multiplied by this one, you will get actual voltage here.



(Refer Slide Time: 17:00)


Maybe, we can connect this one to the input side and we can observe that one whether it is working. Now, let us take the axis property also.

(Refer Slide Time: 17:14)



If it is here, it is going plus or minus 1 but if we are multiplying, we have taken from here; so we have to increase the amplitude.

(Refer Slide Time: 17:22)




So here, we will change the amplitude, we want minus 3000, here plus or minus Vdc by 2, so 2800. So, we will make it as around half of that one, so approximately 2000 and plus 2000. Now, we will run the system, we will see what is happening in one leg.

(Refer Slide Time: 17:54)

0.000	

So, if you see, this is the starting, throughout the capacitor has to build up, quickly a capacitor is building, then the pole voltage is a waveform is that starting transient because we initiated. So, once it stabilises, it will go into plus Vdc by 2, minus Vdc by 2; this is for one converter. Now, we will stop this one. So, same way, we have the other converter.

(Refer Slide Time: 18:23)




Here in this converter compared to this one, as I told before the sine waveform; this also 2 pi 60 and phase shift we have ...

(Refer Slide Time: 18:26)

	Six Max	
See top determine for consistent in the law of the parameters in the law   See top determine a fail of the parameter is the law   See top determine a fail of the parameter is the law   See top determine a fail of the parameter is the law   See top determine a fail of the parameter is the law   See top determine a fail of the parameter is the law   See top determine a fail of the parameter is the law   Parameter   See top determine a fail of the parameter is the law   See top determ	Collect a rest rest of	C and Ch. St. At. 14 (19 19 19 19 19 19
Starting of a part of - 2 (a) of Paragency " Sample two:       Number of sample - 2 (a) of Paragency " Sample two:       Number of sample - 2 (a) of Paragency (b) pa	201-log/Sell'y/Fell-Plane-Bar	and the second s
	Even type determines the comparison including a cond. The parameters in the two types are related through:	
Via the completional section is to be enough to large the section is the section of the large the section is the section of	Camples par parted = 236 / Programmy "Cample Asso	W B B X B B (1
Parameter       Parameter       See tare	Number of Multi-Langest - Plane "Langest on parent / 226	
	Use the completion of one type if instantial performs that to serving to begin the long combine is about an instantian long	Band Succession April
Ten III Ton creation for IIII Ton Creation for IIII Ton Creation for IIIII Ton Creation for IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Passelan	ACCOUNT NO.
And and a second	Status Division in concession of the local division in which the local division in which the local division in which the local division is not the local division of the local division in the local d	The color of the
Name	free til Die onsåder free	A Land Det
Dimension tool met		
Dimension tool met	P	
Insurant Italiani Drymai Realigned Territori Registrate R	Net.	
Professional Profe		
Indigent		
n Ingistree R		
	Logit for	100 secondad
W temper units parameter as 1.5	A contract of the second se	
	G trangasi sacto pagatatas a 1-5	


See, here we are making a 180 degree phase shift at triangular waveform that is a phase we are given a pi here. So, compared to previous one and this one, you have phase shift of 180 degree will be there. Again, r tan we will use it this one and with gain, you will get triangle waveform.

(Refer Slide Time: 18:46)




Maybe, we can observe how this triangle waveform looks like.

(Refer Slide Time: 18:58)



You will copy this one here and two waveforms maybe we can give it here. So, you require a multiplier block.

(Refer Slide Time: 19:06)




This is the triangle wave form we are seeing here which is 180 degree phase shifted.

(Refer Slide Time: 19:14)

0.048	a Hencold	1 • (1) (tand -)	田田二クド(3		1
Ba		Contract of some of so	1	Đ	
	<u> </u>		HEL orneter.		

Maybe, we can slightly expand it so that we can see a better waveform of 0.08.

(Refer Slide Time: 19:31)




See, the waveforms are opposite each other. So this scale, we will again adjust it here.

(Refer Slide Time: 19:40)

A		100
0.00		
Đạ -		
Titlet I	CHIC Presentation (Chicken 1 1 10 1	Ball tain


So, that will give you, we will make it 20 here.

(Refer Slide Time: 19:45)



So, two triangles as I told; this is for the converter one, this is for the converter two and this should be 180 degree phase shifted. So, that is taken here as I told here. Now, let us see, for the converter two; converter two we are using the triangle waveform which is 90 degree phase shifted compared to this phase A but these two are again 180 degree phase shifted. So, let us see, whether this is 90 degree phase shifted.

So here, if we go here, we have already pi by two that is a 90 degree phase shift we have entered here. So, that is true.




(Refer Slide Time: 20:18)

(Refer Slide Time: 20:20)

ACCRED.	Server Slock Palameters: New Mane )	3.0
0.00	Date Voot Date i der men	A DECK
		5 . H E # 2 *
	US + Ang Tan Tan Tang ta Ban	
E.	Size type determines the computational technique cond. The parameters in the technique condition are released through	
100	Samples per junted + 21pl / (Frequency * Sample Ana)	
	Number of other samples - Phase " Camples per peeed / 1754	
	(the two completes of the type $\ell$ -constant publics the transing to large insecting gravity of a posterior transition $\ell$	
	Passane	
	tinger Enternanten and	
	Tream the strategy me	
	And an and a second	
	A	
	1m	
	Contraction of the second s	
	Personny Indiani	
	- Change - C	
	Prior test	
	Lange los	
	8	
	P heaper mite parenter a 10	
1000	COLUMN DESIGNATION	B 4 8 8 4 1 1 1


Now, let us see whether simulation it is happening here. So, we will remove this block and you take this one here.

(Refer Slide Time: 20:32)




So, these two are for the converter one phase A leg, phase B leg triangle and these for the converter to phase A and phase B. So, for this converter, the triangle waveform should be 180 degree phase shifted, should be 90 degree phase shifted. Let us see now.

(Refer Slide Time: 21:02)



See, these two are 90 degree phase shifted and so these two waveforms, so converter one and converter two, triangle waveform 11 times but 180 degree phase shifted A and B; for converter one and convert two, phase A leg is 90 degree phase shifted. That is what we are seeing it now.


Now, let us stop and let us see whether these two are 180 degree; this is 90 degree and again 180 degree here. So, let us see that one.



(Refer Slide Time: 21:34)

So, we will drag this one, we will delete this one from here and drag it there and then check it. So, with one scope this is called mugs block with we can multiplex, we can two channels or three channels we can put to a scope. So, let us take this one here, this one here, I will take this one here, one is here and this one here. So, let us see, this one would be 180 degree phase shifted. So, this is also 180 degree phase shifted.

(Refer Slide Time: 22:09)



So, why want to do this one? As I told before, these two are 180 degree phase shifted and the switching leg is, logic for this converter is interchanged; for this one, sine is greater than the triangle, top switch is on and here the sine is greater on the triangle, bottom switch is on.


(Refer Slide Time: 22:30)

0.498 - 580001	• 10 Nord 1	THE SHO	- 10 m 7 +	
Franchise Back Parameters: 52				1
Guant 1 for positive reput. If the requiries report, and D	Distingui y - openia	7		
Franklin F (rate servery known				
Sangle trias ( ) to admitted		D		
Distance in the second		d.D		
2 Sec. 1	-	1 int	Cue	
and the second second	1	-		
	L.			
¢ EI		8()		
		10 m	-+0	

So, this we can take care of this one, output, input relation here by specifying here. Now, by doing this one, all the harmonics at the  $f_c$  and side of  $f_c$  can be can be suppressed from the converter itself. So, for this converter as well as this converter,  $f_c$  and side bands will be absent and the side band at  $f_c$ , 2  $f_c$  and its side bands for this converter and the current generated due to that one, due to this converter and this converter are there in opposite. That we saw that the repels are opposite so that that the primary side, it will get suppressed and primary will have the harmonics only at side bands of 4 fc. This simulation result will come to the last stage after going through these all simulation blocks. So, this is clear, this we have understood it.

Now, I will stop this one, then this the converter; so converter will have the switches, here the switches are assumed as ideal, so whenever the sine is greater than immediately top switch is on plus 1 minus 1, then multiplied by  $V_{dc}$  by 2, you will get plus  $V_{dc}$  by 2 minus  $V_{dc}$  by 2. So, here you will get the converter 1 and converter 2 voltages; so slightly shifting we will see. This is the converter 1 output, this is the converter 1 output, this is the converter 2 output, these are the  $V_r$  (t) waveforms. Let us see what is this one here?


(Refer Slide Time: 24:08)



See, this is the converter output waveform here,  $V_r$  (t) here, this will show the current waveform. So converter 1, the PWM waveform is like this; it is going to 2800 by 2 tops and minus  $V_{dc}$  by 2 it goes and this suddenly you see here, this is due to the capacitor fluctuation. So, we are trying to similar task process possible to actual one.


So, capacitor simulation, we said delta v of plus or minus 5%, so we are doing that one. So now, it is stabilized. So, we have started that one. So, now it is more or less constant. So, now let us see our converter, current waveform for the converter 1. See, how to generate the current waveform here.

(Refer Slide Time: 25:01)




See, current waveform we can generate ((no sound 25:05))

(Refer Slide Time: 25:04)




We are getting from the PWM waveform; from the PWM waveforms, plus  $V_{dc}$  to minus  $V_{dc}$  by 2, 1 by SL integral; here we will get the current waveform, 1 by SL.

(Refer Slide Time: 25:14)




(Refer Slide Time: 25:24)



So, this is the one; 1 by SL, this is the one, this way you will it, 1 by SL, 1 by l. So, here is the integral, 1 by L and integral, so while integrating we found that the dc offset error. So, to cancel that one, you get the feedback here. So, this will give the complete motor current. If you see here, simulation, converter current, it will be like this.

(Refer Slide Time: 25:48)



See, this is the converter current, one converter current, goes to the starting. So, it is now, slowly it will stabilise now. So starting, this is your starting only, slowly it will stabilise, the converter current will get stabilised, this is the converter current. Now, the second converter current, second converter current will be, so this converter current is second converter current is here that is for the first converter, this is for the second converter; so the  $V_{ab}$ , so Vr, actual Vr minus  $V_S$  (t) 1 by SL that is this one, this is the  $V_S$  (t) part minus one.

So, that will give 1 by SL. So, here plus or minus that that depends on how you take it; you can take it Vr (t) is equal to  $V_S$  (t) plus L into di by dt or the other way, whatever way you can take it but plus or minus is not important here. So, this current comes here. Now, current we got it. So, from this one, how do you find out the converter Id current?

So, if you see here, these converters, there are phase leg and phase b are there. So, these converter current, rectified current comes at the dc side. So, here we will be multiplying by the plus or minus the one output here, plus or minus one output here. So, if you see here, so the converter output; so plus or minus, when the top switch is on, isk will be going to other side. During the negative, when the negative sign is on, if the current is negative, it will go to the reflector on the other side. So, the converter current if you see here, it will be like this.

(Refer Slide Time: 27:42)

2	Construct Dark Processing 198		a 1 8
E	Characterian party + Characterian (p. + Characterian)	10001	100.00
Г	Marc   byod terripes   Passenge Statement	-	
H	Las		
	Malphales (Democratic V	3	
	Louis tou it to started	20 Ch	10.
	The second se		
Π	the local section in		
	DF Cane Ste and	-	
h		→O1 Γ	
		- E- +a	
		59	
	Lat 1003 Langer	reputed	
			vint, where
1			


So, this is the converter output current.

(Refer Slide Time: 27:45)

-re

It is going negative ripple, 0 to negative. So, this is because we have made regeneration, load is negative here.

(Refer Slide Time: 27:51)




So, load we will make it positive here, then we will get the current flow from ac to dc side. So, now if you see here the Id, see, it is going to the positive side, quickly it changes.

(Refer Slide Time: 28:03)

Contractory of the local data and the	( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )
	H M M 7 F
and a series	
Čr <sup>e</sup> m T	
and the second s	
	- 00.0 m
Manager (Call & Brannessian (Printer	B 1841


So, its transient is very minimum. So, this is the Id current.

(Refer Slide Time: 28:15)



Now, this Id current, these are converter 1, this is converter 2, now we have only shown the total current. If you see, if you want to see the individual current, you can switch off this one and remove this one, individual current we can put it maybe two currents, individual current.

(Refer Slide Time: 28:49)




See, this is individual current, so the pulses, it is starting, every time we switch off and shut, its starting. So, the individual current, that is coming towards the Id side that is coming out of the converter, converter if you say dc and the repel will be there, repel will part will go through the capacitor and as I told there is another frequency.

See, this capacitor fluctuation, we have designed with two times the input frequency that is visible here. So, apart from the high frequency repel, there is a two times frequency is there, this current. So, the capacitor repel has to be decided for this two times that we are done be before for this PWM switching frequency; this is for one converter. So, this one, we are


giving to 1 by sc, so that will give your capacitor voltage. Then divide by 1 by r that is our resistance. So, this is the block diagram.

(Refer Slide Time: 29:54)

(Refer Slide Time: 30:06)



Now, let us see the primary, let us say our  $V_{S1}$ , total current  $V_{dc}$  and the transformer primary voltage.



This is the starting and the starting here is assumed, capacitor is not charged that is why heavier transient. So, simulation we can do it. So, this is the transformer primary current, this is the mains voltage and this is the capacitance, dc link capacitor voltage. So, here we can see, it is nearly unity power factor, nearly unity power factor. Now let us see, let us reduce, more number of cycles let us bring it here.

(Refer Slide Time: 30:47)

Tri h. The permeters	
Anne Anne I an anne I an anna Anne Anne Anne Anne Anne Anne A	
and the second	


So, that we can, I will make it 0.3; 0.1, I will make it.

(Refer Slide Time: 30:59)

C16.
B-1841


So, more number of cycles you can see here. So, this is capacitor repel is visible here. Now, I want to pause this one, pause and I will suddenly change the load to minus.

(Refer Slide Time: 31:17)




This is minus, applied that is our screen, this is our screen and I say simulation continue.

(Refer Slide Time: 31:34)



See, immediately power flow is power flow is reversed quickly. So, this is the transient during the power flow reversal. See, quickly power flow is reversed; this is the primary current, this is the primary voltage. Now, let us see the total current and total voltage here that is here that is this one.

(Refer Slide Time: 32:14)




So, this is the one, this is the total current; we can expand and see the repel clearly.

(Refer Slide Time: 32:21)

Westmin 1.	
TAL TIPE I ALLA I A Generation     Tal Tipe III     Tal Tipe III	
Anter C. M. C. Martenadadi Atman	a 4841 mm

See, during the X axis we can do it. So, we will make it 0 to 10 times, we will increase it; see the repel.

(Refer Slide Time: 32:29)



As i told, see because this opposition from the two converters, that makes the harmonics at the second  $f_c$ , side bands of second  $f_c$  get suppressed at the primary side. So, the primary repel will be much less, you can see here; these are the individual converter currents. Now, let us see again here, increase the scale here and see.

(Refer Slide Time: 33:04)

*	d 5 8 8
The Part Shift Art Ard Ard parameters .	
Neese of nee	
D Taxe Teb Tell	
anning an anna an a	
Water of the Contemposition of Physics	- B 4 8 6 4 4 4 4


The current reversal we can see it here; instead of 0.02, I will make 0.1 here.

(Refer Slide Time: 33:12)

N	1.57.6			
	AGG CAN	-	_	_
	Â	dia la		
-				
	e breeshit	(() the last	ž.	B 4 8 6 1 1 1 1


So, this is the one. Now again, load, sudden load change; I want to forward power flow. So, I will pause this one simulation, pause it and I will go to this one, change the load to positive.

(Refer Slide Time: 33:24)




That is the way we are simulating the forward power flow and the reverse power flow here and simulation continue. Let us see.

(Refer Slide Time: 33:44)



See, it quickly changes, very fast change with nearly unity power factor. Previously, it was reverse power flow, now it is forward power flow. See, quickly it changed, this is the one.


(Refer Slide Time: 34:05)



See, here also if you see here, see it has quickly changed. Here, two converter currents, we showed. So, this way, we can, before fabricating, before final design of the converter, controller we can tune it like this. So, our assumption and theories are correct.


Now, let us see the effective waveforms here it is coming out, whatever we predicted is coming. So, we will again go back to our design quickly and come to our simulation result.

(Refer Slide Time: 34:41)




So, I have shown this one to get a feeling for you that so all the design with engineer approximation using the correct engineering approximation, we can model the system, find out the transfer function and from the transfer function, we can appropriate controlled design we can initiate and we can arrive at the controller. Once that controller parameter is also designed, we can go for a simulation study and we can use a various control blocks here and we use the simulation study here.

(Refer Slide Time: 35:13)



So, this is the converter waveform. When the converter is positive, the current will be going through the Id; the negative side, it is the reflected one it will come. So, this is by multiplying the plus part and minus part, plus 1 and minus 1 by the  $i_s$  (t) current, the reflector Vdc rectified current, we can get it. So, that is the Id; that Id, i showed you that is this one, this Id.

(Refer Slide Time: 35:37)




It has a two times the main frequency component is there. So, your capacitor has to be designed for that one. So, we have designed the capacitor, capacitor repel also we have seen; now let us see, again quickly we go back to our fftb; both is coming.

(Refer Slide Time: 35:56)

_	er, and - Marsault Word		100
	28 jun past fyre han fan hetten geder inte	Take & Sample &	100.0
	1 1274 a		1.4.
23			
1	A		
		_	- 10
			_ 11
	Photos and a fearballant of Frank and a second as		- 8
	Design and simulation of Front-end converter		- 8
	Specifications given:		- 11
	Input voltage 1432 Venni. O'P voltage DC 2800 V, Switching frequence Hated power 1400 Kw.	y 660 Ha	- 8
	in some penner some at in.		- 8
	<ol> <li>Prok. segut voltage 1432 \sqrt{2} = 2025 V</li> </ol>		- 8
	2. Signal copply frequency 60 Hz		- 8
	<ol> <li>Eated load current, I<sub>dentical</sub> = 1400 × 10<sup>3</sup> 2000 = 500.4</li> </ol>		
			- 8
	<ul> <li>Assume efficiency of convertee, IJ = 999%</li> </ul>		- 8
	1 Rated runs signal current, $L_{s(0.01)} = \frac{1400 \times 10^7}{1432 \times 0.96} = 997.61.6$		- 8
-	1432×0.96		- 84
	and the second s		- 22
a all	1 4 A		-7


So, design of the simulation front end converter; we said, input voltage is equal to 1432 Vrms last class we have seen and output dc at 2800 volts and the switching frequency that is the triangle frequency 60 into 11 times. Now, peak input voltage that is 2025 voltage, input frequency is 60 hertz, rated load current 500 amperes, assumed efficiency of 98 %; rated rms input current we can find out, equating the input power to the output power with efficiency. So, this is the input current we can get. Our rated peak current is this much.

(Refer Slide Time: 36:34)




Assumed and modulation index, we set 0.8, we will not go to the peak value of that. Our modulating is Vr (t); we do not want to the peak value of the triangle waveform to avoid in practical case, to avoid another switching pulses. So, modulation touch will only get 0.8. So, that means if 2800 volts is our output dc voltage, our Vr (t) that is our Vab reference maximum we can go upto 0.8, 22 2240.

(Refer Slide Time: 37:05)



So, that with controller gain, we have limited that one. So, maximum rms converter input voltage, then peak repel delta v of 5%, that we found 140 volts. So, this is the thing.

(Refer Slide Time: 37:19)



This is the converter we have used, this is the current, this is the current. See, this current is the current coming here. The one; how to get this one Id? When this switch is on, this current will come here. Then these two switches are on, whatever the current coming to this left that is if your taking this current, the negative of that one will go here that is why we have taken the Vab, this one positive side, Vab positive one, negative one multiplied by the current value that is we are show showing the rectification; we will get the idrm Id current here that is how 2 Id current we have stimulated here, then this is the capacitor.

Then, also we found out that for this limb, A limb and B limb of converter 1, the triangle waveform is 180 degree phase shifted and we are using the same sign wave but the switching logic for this one is ((Ulta -reversed)) that is whenever sine is greater than triangle when we are switching on this one here with the 180 degree phase shifted triangle, we are switching on this one. So, for the fundamental to get added and all the carrier frequency at  $f_c$  and its side bands, get suppressed cancel. This is true here also. So, this current waveform and this current waveform will have the harmonics at 2 times the side bands 2  $f_c$  and it appears at the side bands of 2 times the carrier frequency.

Now, by 90 degree phase shifted between the triangle waveform of this one and this one, and this one and this one: two times, so 2 into 90, approximately 2 into 9, 180 degree. So here, these currents, the flux generated by these two currents get cancelled and it will not reflect here. So, the transformer primary current will get only the harmonics at 4  $f_c$  and its side bands; this, from the simulation study we have found that one.

(Refer Slide Time: 39:34)

and the second state of th	ternet - 12 pr - Trans Terre Barter - 10 - 10 4	
LIED MARAN	1	
	4. Phaser diagram of front and course UPF forward power flow	

So now, these are the current designs, see the unity power factor, how to do that one so that we will generate the  $i_s$  in phase with Vs, that we have done and we have given a slight phase lead to take care of the converter delay because we are doing the sinusoidal currents here.

(Refer Slide Time: 39:49)

I front, and , Microsoft Word .		
The fix the past them the little little inter the	Tota to Bandhard	1.00.00
all fill a 12% a		1.4.
11111日間 (1)日間(1)		
The manufacture want to increasing more in a section of the one of the section of	d'or month	ľ
$m_{see} = \frac{\sqrt{2}V_{I}}{V_{de}}$ (11)		
liquit source inducting La		
$m V_{ab} = V_{a'jab} = \sqrt{V_{a'jab}}^2 + \sqrt{V_{a'jab}}^2 L_{a'jab}^2 L_{a'j}^2$	2)	
$\therefore L_{0} = \sqrt{\frac{V_{1(p0)}^{2} - V_{1(p0)}^{2}}{\alpha f T_{1(p0)}^{2}}}$		
$\therefore \hat{z}_{0} = \sqrt{\frac{2240^{2} - 2025^{4}}{(2\pi - 60)^{2} \times 1410^{4}}}$		
$\sqrt{(2\pi \times 60)^2 \times 1410^2}$		
∴ L <sub>p</sub> =1.802mH		


Now, how to design the inductance? So, this is very easy. From this equation, Vs is equal to Vs (t), Vs (t) plus the L di by dt is equal to Vr. So, from this equation, Vr is the root that is it is a triangle, right angled triangle. From there, we can find out Vr, L we got approximately this value here.

(Refer Slide Time: 40:11)

Crost and - Mornall Work	
the fit has have you the Daulte Store has	Tota o barren da femilia a
10 1 10% + Annal - 11 # - Tear Star Store - 11 + B & B	■■■ ほ注 第 □ · A ·
TITE WARMER	
1000g	
Anvill	
and Va. = 2000 V	
mant to step of anglitude 32 so, Xv = 1030	
Current control loop design:	
If the densed response of current loop is a first order lag of T, then the current loop can be denselood by;	dynamics of
$T = \frac{dr_1(t)}{dt^{-1}} + r_1(t) \approx \frac{r_2(t)}{k}$	
- #1 · 5 · · · · · · · · ·	
Where, "" represents the reference value,	
The orderant current $\zeta^{0}(t)$ is summinded and hence the proposes $\zeta_{0}(t)$	10000
removal with a phase lag of antanan and sour of response and	
i'm -	
$(\phi, \theta) = \frac{i_{1}^{*}(\theta)}{k} - i_{1}(\theta)$	
<u> </u>	
and the second s	1
CONTRACTOR AND A DAMAS STORE	

Then converter gain G into 1 plus STr, triangle we found for the 60 times, what is the time period, gain for a 10 volts, it is 280, we can give that G.

(Refer Slide Time: 40:22)



Then the current loop design; for a first order lag equating that thing, we got the current, we require only a simple gain loop here and the first order lag here.

(Refer Slide Time: 4:36)

Treet, and show	well Hand					
10 10 per 2	ant sprint put	344.341	the states as		First Control	and a first of the lat
ELECTRIC STREET	-	e = 10.07 + 1944			##注注证律	<b>□</b> + <u>▲</u> +
ITTET (	at 18 AU					
L					A & A & A MARKED BO	and a state of the
100 -	14-2.12					11
	10.00					
	: 1/2 - 1/2	T				
	12 2.1	E				
	1.T=2T			(19)		
10144001400			ampletade - 1 the			
2009, 2191	100000000000000000000000000000000000000	HILL CALLO	1000 UNION - 1 100			
	1600			1002271		
	- Au	of pask sign	ciament 145	C005		
And heavy	gain in current la					
			29			
	A Same	130	12.4			
	$h_{j} = \frac{L_{j}}{A_{j}OT} = \frac{1}{2}$	2240 +2	+1.513×10 <sup>+</sup>			
	A = 0.010*1	64	1	(20		
	Madain.	11111		1.00		
Voltage	control loop d	esigne				
			T=ILDE.T.	Tal. we neglect aPI	T term in	
a all a line	e transfer function		empidient /DEs. Wa	the period description	table of last all	
then it for it	- 407					
Hundel C		****	I Marca	Sec.ed.		


So, we found the current response is something like this and assuming ... factor from the control system design, from the standard text book detail, zeta is equal to 0.707, we can design or we can find out the T. So, T is equal to, that T initially we put it as a first order lag we want, the whole system we refer it to the first order lag that is the equation. So, T we found, it is equal to 2 Tr with this ..., Tr is our triangle period. Then Ki, current line, that gain that gain we have found out.

(Refer Slide Time: 41:10)

Creet, and Mornall World		
In 28 per part fand hen ide hettige geder mit	Contra Series	and a family of the
A Rend + 16 p + Tearterhouse + 16 + B 2 P		□ • <u></u> . <u></u> .
STREE MARRIE		
A MORE THAT I AND A MARKED A COMPANY AND A MARKED A COMPANY AND A COMPAN	**************************************	and the owned
141 B A = 0.018*0= 0.304	(7B)	
sf = 0.000 +2 = 0.004	5418	
Voltage control loop design:		
How for woltage control hoop detage, as T = 1Te (i.e., T + Te), we angle		
current loop transfer function as given in equation (20). Hence we can ap first order lag for the ease of woltage control loop design	Ballongergal is in a	
11		
······································		
f <sub>2</sub> 1+37		
Also we consider the worst care for designing the voltage loop that is loo	d to the same off	
No. 1		
Manager of Mid Strategic Manager Com	1. mar Mar. 10 18 18	A 17

Then these currents loop; see this current loop is coming inside a voltage loop, the dynamics of the voltage loop is much slower than this one. So, all the S square terms in the current loop we can, this part, we neglect it. Then when we are considering this loop within the voltage loop and the current transfer function, we approximate like this that is here. Then, we this one insert into the voltage loop and would put PI controller.

(Refer Slide Time: 41:41)



So, this is the final loop, once again I will do it; this is the reference, this is the feedback. So, final loop, we get it. So here, what you have to find out? The Kn and the Tn.

(Refer Slide Time: 41:58)

the time pass should be	in the Station Store into	Table is Service in	1.00. 2.8
MUT I IN F. B.	nat + Transformer + 12 + # 2 2 8	第二篇 第二语 注意 第二日	ItA+
工工工工工(1)目目(1)●(1)●	1		
LIND LL L	Selected and the second s		and a
V. 8,827,284 C	$(0 + sT) = k_a k_a \sqrt{2k'_a} (1 + sT_a)$		_
V.	JIV. T. K. J + JIV. K.		- 11
V. 2,5'T.2V.C	$\sqrt{2V_{1}T_{a}K_{a}} = \sqrt{2V_{1}K_{a}}$ $1 + k_{1}T_{a}T_{a}V_{a}C^{2} + k_{a}K_{a}\sqrt{2V_{1}} + k_{a}K_{a}\sqrt{2V_{1}}T_{a}$	1	- 84
	$(\sqrt{2}V_{1}T_{n}K_{n})x + \sqrt{2}V_{1}K_{n}$		_
VA 07774.0	$Dr^{1} = \{k, T, 2V_{A}, C\}r^{1} + \{k, k, \sqrt{2}V, T_{A}\}r + k_{a}$	(17	
The statement	a character uniteration a		
	transfer function equation, as given below, to get f sity, we have to arrive on more conditions.		_ 11
Private -	$b_{\mu} + j \alpha b_{\mu}$		- 84
P(ja)	$\frac{h_0 + j\alpha \theta_0}{(\alpha \eta_1 + 1)\alpha \theta_1^2 q_1 + 1)\alpha \theta_1^2 q_2} = 0$	14)	
$P(jab = \frac{1}{a_0}, \frac{1}{b_0}$ For low dequerces we do not tractice.	$+ \int \partial \Omega_1 + \bigcup \partial S^2 \sigma_2 + \bigcup \partial S^2 \sigma_3$ may have following to conditions for griting and	Second and	I
For low Sequences we	$\frac{b_0 + jab_0}{+ jab_1}$ $\frac{b_0 + jab_1}{+ jab_2} = \frac{b_0}{-b_0}$ may have following p-conditions for groung out $b_0 + a_0$ (25)	Second and	
For low Sequences we	may have following proceedings for getting unit	Second and	
For low Sequences we	may have following proceedings for ground and $b_0 = a_0, \dots, \dots, (25)$	Second and	
For low Sequences we	may have following proceedings for ground and $b_0 = a_0, \dots, \dots, (25)$	Second and	
For low Sequences we	may have following proceedings for ground and $b_0 = a_0, \dots, \dots, (25)$	Second and	

Then we use the principle of modulus hugging, closely transfer function. See, the purpose of this close loop is input should follow the output as fast as possible. So, for wide frequency range, the ratio, the modulus of the output by input should be equal to 1. So, how we can choose Kn and Tn such that for wide frequency range, the modulus will be equal to 1?

So, we studied that one and we got this equation and we found this is third order system. So, for order systems, so  $b_0$  should be  $a_0$  and  $b_1$  should be  $a_1$ , one condition; so low frequency, this will be the one.

(Refer Slide Time: 42:34)

the life year past synthe to				
	in the marries makes the		Ture to be the first feel.	1.0
MINTER PROPERTY AND	mat + then then haven + 12 +		□注注:●□・△	
主王王王 四副县 经 ●				
A TOTAL ACCOUNTS			Annances	
	$(0+sT) + k_s k_s - (2k_s^2, 0+sT_s)$			
V.	JEV.T.K. + - JEV.K.			
$=\frac{V_{de}}{V_{de}}=\frac{1}{t_{e}t^{2}T_{a}2V_{de}C}$	$\frac{\sqrt{2}\nu_{1}T_{a}K_{a}^{2} + \sqrt{2}\nu_{1}K_{a}}{(+ v_{1}T_{a}T^{2}\nu_{a}C^{2} + v_{a}K_{a}\sqrt{2}\nu_{1} + v_{a}K_{a})}$	k. k. /21. T. 5		
1				
A CALL TO THE PARTY OF	$(\sqrt{2}V_{1}T_{n}K_{n})t + \sqrt{2}V_{1}k_{n}$ $(r^{2} + (k_{1}T_{n}2V_{n}C)t^{2} + (k_{n}k_{n}\sqrt{2}$	WWW LAND AND	030	
Va: (0,1,12/40	$(0)_{n} = (6^{1} \gamma^{0} \gamma_{n} + \gamma_{n} \gamma_{n} + 1)_{n} = (6^{1} \gamma_{0}^{0} + \gamma_{$	$V_{2}^{2} \gamma_{\mu} W + K_{\mu} K_{\mu} \gamma D V_{1}$		
	transfer function equation, as given h pay, we have to access an other could		sť.	ľ
127720	b, + jaib,	1111		
Ft/01=	$b_0 + jab_1$ + $jab_1 + (jab^2a_1 + (jab^2a_2)^{$	(24)		
	nay have following proceedings in	e genng sony no-islas	et.	L
	by = (125)			
	δ <sub>1</sub> = α <sub>1</sub>			
*******				
Face 2 Sec 2 MIT		- CF		


And, for higher frequency, we found out the modulus and got this equation should be 0.

(Refer Slide Time: 42:41)

2 Proof, and , Marmaril Hand		
the life give pass spind just lide therities status and	Tuese gang	adabati a s
Williams + Instanting and + 1 H / H / H H	##1位江澤	E+4+
I I I I I I I I I I I I I I I I I I I		
A CONTRACTOR OF A CONTRACTOR O	and a second	STREET, N
43,7,7		
$k_{\mu} = -\frac{1}{181} + \frac{2500 \times 10000 \times 10^{10}}{10000} = 10^{10}$		
A <sub>b</sub> = mark		
$\sqrt{2} \times \frac{1}{250} \times 1412 \times 2 \times 1.515 \times 10^{-6}$		
# <sub>4</sub> = 9.06(32)		
Prives reputtions (31) and (72), we get		
$T_{a} = 0.01214.s$		
∴T <sub>n</sub> = 4T		
Eg = 9.04 and E1 = 9.060.01214 = 746.29		
Nor I had built as the second second of		
Matattel / # d . Britsmannik Montes		diff. Second

So, final transfer function with modulus or with optimisation approach, what we have adopted, it will be like this; from this one, we found out the gains Kn and Tn equating that one. This is the one we are using in our blocks; the final block is like this.

(Refer Slide Time: 42:55)




So, this is the one we have, this block we have used for simulation. So, this is the reference, this is the feedback, this is the voltage gain, then the PI controller we have selected the value and the PI controller has a limit plus or minus 10, then this is the feed forward resistance. If you send the load current, we can give a feed forward here such that any time load changes, it should not the current loop should not act or need not act through the capacitor the output voltage loop because any change in, if this is feed forward is not there, need not be or if feed forward loop is not there, it reflects on the capacitor voltage and the correct reference comes through this one otherwise quickly it can act through this way.

Then we are multiplying this one with current reference and a phase lead; current reference comes, then the current feedback. So, here two converters are there; converter 1, converter 2 and each converter should supply equal power and equal currents. So, both currents we can add and we can take the total current. So, we do not require two different current loop voltage loops.


So, one current loop and the corresponding references, we can feed it to the converter. So, this is the converter 1 and converter 2. So, converter minus our input sign voltage 1 by SL will give our current waveform. This current waveform rectified through the mains, it will appear as the  $Id_1$ ,  $Id_1$  we found it has the repel content as well as two times the input frequency. This current one charged with 1 by SC, you will get the output voltage and this output voltage, we will be feeding here; this is the block we have simulated here. So, that is the MATLAB block we have simulated previously.

(Refer Slide Time: 44:57)




Now, how to find out the capacitor value delta V? Again from, two times the input frequency. So, that is why we got this value, we got approximately 5000 and we are using a standard value of 10,000 for our simulation.

(Refer Slide Time: 45:17)



(Refer Slide Time: 45:19)




Then the simulation result; see this is the one converter waveform, this is the simulation result that we have seen now. So, this is the converter voltage. If you see here, this is the repel due to the capacitor, capacitor repel two times the mains frequency. So, we can see that one; this frequency is not based on our carrier frequency PWM frequency, it is depends on the input mains frequency, capacitor voltage.

(Refer Slide Time: 45:49)


And see, the large scale, the capacitor, delta V 5% of our 2800 voltage.

(Refer Slide Time: 45:57)




So, this is our capacitor voltage and these are the, this is the mains, this is the main waveform what is shown here and inside this one is the large one is the current waveform, primary current and these two are the two converter current waveform. So, this is power flow from the source to the load with a unity power factor.

(Refer Slide Time: 46:25)




So, clear waveform is visible here.

(Refer Slide Time: 46:30)




Now, this is, see you have two converter waveforms. If you observe the waveform here, measure the waveform and the converter side that is your transformer primary, here, this waveform will be the reflected waveform from the two secondaries.

(Refer Slide Time: 46:45)




So, what we do to get a feel for the transformer? And, second harmonic will not be here. Harmonic at the harmonics at the second  $f_c$ , 2  $f_c$  side bands will not be there. So, if you see here, the primary side voltage will be, will be like this.

(Refer Slide Time: 47:23)




This is the primary side voltage.

(Refer Slide Time: 47:28)




Now again, now we are suddenly quickly we are doing the power flow reversal is there. So here, quickly we paused the waveform, made the resistance negative and how to, see, but the natural practice this much will not be there but we want to show that dynamics is very fast here. So, our controller shows also accuracy of our controller design.

(Refer Slide Time: 47:54)




See, quickly power flow reverses. So, power flow changes, so there is a slight repel from the voltage waveform so that transient quickly settles within two cycles, one cycle or two cycles it settles here; it is visible there. So, this also shows our controlled designer, accuracy; our approach is correct.

(Refer Slide Time: 48:14)




Now, the simulation I could not show because it was not quickly, suddenly removing the load. So here, I suddenly removed the load. If you see here, when the load is high, repel is high. So, maximum repel we are limiting within plus or minus 5%. Now, the load current is slightly reduced. So, quickly changes. So, capacitors repel also reduced but there is transient that quickly adjust, the transient is very less. This also shows during transient conditions not only power forward for reverse flow our controller design approach is correct. So, sudden change in load that is also correct.

(Refer Slide Time: 48:50)




Then no load operation, this one shows. This may be no load operation, we have transformer primary current will be there, magnetising current. So, this is only what we show is or we have the ... very no loads operation. Now, let us go to the FFT.

(Refer Slide Time: 49:09)




See, FFT of the current waveform  $I_{S1}$  converter 1, if you see, you have the fundamental and the harmonics, 11 times, 11 times it is somewhere here that is the kind of figure; there all the harmonics are suppressed. Then the next higher order harmonics happens at this side; 2  $f_c$  and the side bands and 3  $f_c$  also it is cancelled, then 4  $f_c$  it happens; this is for converter 1.

(Refer Slide Time: 49:38)




This is for the converter 2 but this is only amplitude, there is a phase difference is there. So, their phase difference is 180 degree.

(Refer Slide Time: 49:51)



So, if primary if you go primary current that is suppressed and you have the harmonic side bands at 4  $f_c$  and side bands only. So, amplitude is much less.



So, this is also visible from the voltage waveform that summed voltage waveform that I showed here. See, this is the equivalent transformer voltage that means we are summing the primary  $V_{r1}$  and  $V_{r2}$ . So, this is the voltage, this happens at the 4 of it sides in the harmonics. So, what is the advantage here? Even though we are using a carrier frequency of 11 f<sub>c</sub>; if it is  $f_c$ , it is of 11  $f_c$  somewhere here. But we could shift our high amplitude harmonics to this side not by resorting to high frequency ft, 4 times  $f_m$ ,  $f_m$  is here now, by properly doing a phase shift at PWM control, sine triangle PWM control so that without resorting high frequency PWM switching, we could suppress all the lowered harmonics and the harmonic amplitudes are at high frequency side; this is the voltage.


So, the impedance L, line impedance by L omega is very high for these high frequency voltages. So, current is highly suppressed. So, you have the fundamental and the other current. So, this is the simulation study. So, the approach what I want to say; instead of blindly using P PI controller, there is a way to select the P PI controller. That depends on the system transfer function and its order.

So, first model with the symbol approaches engineering model, we like the way, converter we approximated as the first order lack. So same way, you arrive at the transfer function, various transfer function then link the blocks and get the closed loop. Once the closed loop system is there, you start from the inner loop; you start from the current loop. Then from the current loop, we try to initially start with the PI controller, then try to cancel the pole zero cancellation; it was not working, damping factor was missing. So, any disturbance comes, system will oscillate.

So, with the first order, for a first order lag, how to design the controller? Then we found current loop for the symbol because the whole system goes through only the converter. That converter is represented as the first order lag. So, we require a simple gain controller we require; we found that one and our approximation is correct that is also proved from our simulation study and the various dynamic conditions, results at the various dynamic conditions.

Then we found that current loop is acting very fast and the high frequency, so the current loop can be approximated to the first order lag by removing the S square terms because the next we are inserting this current loop into the voltage loop where the transients are the frequency of the current loop is much lower than the current loop corresponds. So, we we represent as the first order lag and then from the voltage loop, then design our PI controller of the voltage loop here.

(Refer Slide Time: 53:04)



Then the whole system we modelled and simulated and we got the result. So, this approach we can use for other, for not only for front end ac to dc convertor, even for dc motor control or even for induction motor control which we will be studying subsequently and for our not only V by f control, for our high performance application like vector control, we can design same approach.

So, when it when we come to that level, this design approaches we will only mention it because already we have talked about that one, we will use this standard approaches to make use of our controller dc. With this one we will stop and now we have so far studied various controlled rectification; ac to dc you have taken dc to dc converter, then ac to dc converter with unity power factor, so now we can control the voltage with good efficiency good transient performance.

Now, making use of this one, we can go for a dc motor speed control. Here, we will be talking about the separately excited speed control. Then how the speed of the dc motor can be controlled based on the same approach what we have used; we will study in the next few classes.