
Design of Power Electronic Converters Professor Doctor Shabari Nath Department of Electronics and Electrical Engineering Indian institute of Technology, Guwahati Module: Gate Drivers Lecture 23 Gate Driver Requirements

Welcome to the course on Design of Power Electronic Converters, we had started discussing with the module gate drivers. And last lecture, I had given you an introduction of gate drivers and I told you what is the need of gate drivers. So, now, let us look more into the gate driving circuit requirements.

(Refer Slide Time: 00:54)




To understand that, let us first look into the turn on and turn off process of MOSFET and as we had seen before turn on and turn off process of MOSFET and IGBT are similar. So, we can take either of them and understand and the same applies for IGBT also. So, here there is a MOSFET and this is the gate circuit.

So, this v_G actually replaces the driver that you may be using and so, this is represented like switch to voltage source. So, then we have the gate resistor R_g which is connected between gate and the gate driver circuit and then we have this diode over here in the power circuit. So, this part is power circuit where we have the DC supply V_{dc} which forms the dc bus and then we have a diode and when we have formed the current source using an inductor. So, you can assume it to be a large inductor.

So, what happens is that whenever this switch is turned on, the MOSFET is turned on then this i_L current flows through the MOSFET and when the switch is turned off, so, then the current flywheels through the diode. And this is the nature of v_G waveform that is supplied by this gate driver circuit which it is replacing as a voltage source.

So, you have dT_s as the duty ratio time period and T_s is the switching time period. So, dT_s time period it will be high that means, it is going to turn on the MOSFET and then rest of the time it is low which means it is going to turn off the MOSFET. And it reaches to this voltage of V_G . Now, here for simplicity I have shown these to be just as an instantaneous increase and decrease, but in reality, it will be not so, and that we will be seeing just in a while.

(Refer Slide Time: 03:31)





So, now, also recall that MOSFET has these three capacitances associated with it, parasitic capacitances one is gate to drain capacitance, then is gate to source capacitance and drain to source capacitance. Further, you have to recall that this gate to drain we have renamed it as C_{rss} , which is reverse transfer capacitance, then C_{gs} gate to source plus gate to drain that forms input capacitance C_{iss} and C_{gd} plus C_{ds} that forms output capacitance C_{oss} .

And these are not some fixed capacitance values, but they actually vary with the drain to source voltage that appears across the MOSFET and this is what that plot is showing. You can see here

that this input capacitance does not vary much with drain to source voltage as it changes, but output capacitance varies to some extent initially as the drain to source voltage changes and this C_{rss} you can see changes a lot with the change in drain to source voltage. Now, these three as we have seen before also in the last module play very important role in the turn on and turn off process of the MOSFET.

(Refer Slide Time: 05:20)





So, now, this is gate to source voltage v_{GS} which appears across the MOSFET. Now, here what we see is that form this time t_0 to t_1 for this time period the voltage first increases and it reaches to the threshold voltage V_{th} and at that time the voltage across the MOSFET does not change it is V_{dc} and the current through the MOSFET also does not increase it is equal to i_{DS} and we had seen that this time period is called as the delay time.

Now, what we did not see over there is the gate current, now what will happen is that during this time period which is called as delay time period during this delay time period, this Q_{gs1} that means this capacitance C_{gs} is going to be charged. So, this is the direction of the current over here this current is going to charge this C_{gs} .

So, that we can call it as Q_{gs1} is the charge associated with it and it reaches to the threshold voltage and you can see that this gate current is decreasing. Now, why we are showing that the gate current is decreasing because over here there is no charge initially. So, you can say that 0 V was there.

So, whatever was the v_G that was applied over here. So, $\frac{v_G}{R_g}$ is the peak gate current $I_{g(peak)}$ that we can say is the current that will flow at t_0 . So, this is that current it flows $I_{g(peak)}$. So, this is $I_{g(peak)}$ from where it starts and it is going to decrease as this C_{gs} is going to be charged.

So, it decreases then it reaches the threshold voltage once it reaches the threshold voltage what will happen is that current will start to increase and at that time the drain to source voltage does

not change even then. So, this current increases and it reaches to this steady state current I_L and at that time also it is continuing to charge this C_{gs} .

So, the charge associated with it is Q_{gs} . So, this is that Q_{gs1} further it keeps on building up and this gate current continues to decrease over here. And this gate to source voltage keeps on increasing and it reaches to this voltage which is $V_{gs(pl)}$ we can say that is Miller plateau voltage, this is the Miller region. Here the gate to source voltage becomes constant it is not increasing.

So, what happens over here is that this C_{gd} was initially blocking the or was charged to the voltage of V_{DS} whatever was the blocking voltage. That means, this voltage was so, if MOSFET was blocking $\pm V_{dc}$ as we see here, this is that V_{dc} which it has to block when it is off.

So, this V_{dc} is what appears across this is what this C_{gd} was having the initial voltage as. Now, what happens is that as this capacitor starts to discharge from that, current flows through this and it flows in this direction and it discharges this capacitor C_{gd} . And during that time the charge associated over here is Q_{gd} and the gate to source voltage does not increase at that time and the current is almost also, you can see that it is kind of constant and we can call it as $I_{g(pl)}$ and the voltage that decreases during this Miller period.

After this device is almost on because voltage has also reached to almost towards on-state voltage and current has previously itself switched to the on-state current. So, the device is almost on, but what happens is that here we had applied this voltage V_G and so, this v_{GS} actually has to reach to this V_G voltage level and so, this C_{gs} further charges to V_G to this voltage level and that is you can say this Q_{gs2} and this gate to source voltage increases further and it reaches to this level of V_G .

And this gate current i_g further decreases and it almost becomes close to 0. So, this is the turn on process we had looked into it, but now, we looked into more from the perspective of charging and discharging of the capacitors. This total charge associated is this Q_g charge and the gate to source charges the sum of the Q_{gs1} and Q_{gs2} . So, Q_{gs} is equal to sum of Q_{gs1} and Q_{gs2} and then we have this Q_g which is sum of Q_{gs} and Q_{gd} .

Now, let us look into the turn off process which is similar and it is actually the opposite. So, first this voltage V_G decreases and it decreases to the Miller plateau voltage $V_{gs(pl)}$ and at that time the current flows in the opposite direction and it reduces in the opposite direction. So, that means,

what is happening over here is that, that the current is going to flow in this opposite direction, while turn off and it is going to discharge this C_{gs} whatever was the extra charge apart from what was associated with the Miller plateau voltage.

So, that means this Q_{gs2} which is going to be taken off first and at that time nothing happens this is actually delay time $t_{d(off)}$ and then it reaches to this Miller voltage. Once it reaches to this Miller voltage at that time the current does not change, the voltage does not change and this voltage builds up, however the current remains same it does not increase.


So, at that time what is happening is that this current is flowing in this direction and this $+V_{dc}$ voltage again starts to build up across the device and so across C_{gd} . So, this capacitor C_{gd} charges to V_{dc} and the charge associated here is equal to Q_{gd} . Then further what happens is that, it comes down to the threshold voltage level once the Miller period is over and during this time the gate current reduces and at that time this drain to source current comes down to close to 0 or the leakage current.


And further in case of MOSFET, the device is almost off once it has reached the threshold voltage, but in case of an IGBT you may be having tail current and still the turn off may take longer. This current may be still flowing like this, but in case of MOSFET it will be almost off. So, whatever is the voltage here and the associated gate current will continue to decrease and it will almost become close to 0 at the end of this interval which is t_4 .


So, what we see from here is that it is capacitance C_{gd} which plays a very important role and gate to source capacitance C_{gs} is charged during the turn on process and it is discharged during the turn off process. Whereas, the gate to drain capacitance is discharged during the turn on process, it is discharged from whatever voltage it has from V_{dc} that is the blocking voltage and while it is turned off it again gets charged to that voltage of V_{dc} .

(Refer Slide Time: 16:36)

Gate and Turn ON/OFF (cont..)







So, let us write some equations related to these which will help you in doing some very crude estimation of the requirements of gate driver. Now, do not think that they are correct equations, they are linear approximations and they only provide you crude estimates. So, do not have questions like why this so, it should not be like this, this is an RC circuit and these are not really the correct equations, this is not how it should be, you may be having all these questions. But these are all linear approximations, a very crude very rough way of getting some numerical values which will help you in choosing the gate driver.

So, as we had named some of these, so, this we named as I_{g-pk} and this current is I_{g-pl} the Miller plateau and over here also this is interval 2, this is interval 1, this is interval 3, which is Miller plateau period and then you have another interval which is interval 4.

So, during this interval, let us say that in between you have this current which is given as I_{g2} . So, now, if we write some equations, very linear equations,

$$I_{g2} = \frac{V_{g} - 0.5(V_{gs-pl} + V_{th})}{R_{g}}$$

And, why it is so? Because you have this gate resistor R_g over here then MOSFET is there and this voltage whatever is gate to source voltage. During this interval 2 this gate to source voltage is equal to V_{th} and here it is equal to V_{gs-pl} . So, in between if we want to find out that will be half of the sum of this two.

So, that is what you can think of the voltage as V_{gs} equal to and here what you have applied is V_{G} . So, basically the equations that we are writing $(V_{G} - \frac{V_{gs}}{R_{g}})$ is the current that will be flowing here. So, that is what I_{g2} is taken as equal to. Then the next we can write Ig during the Miller period or Miller plateau region

$$I_{g-pl} = \frac{V_{g} - V_{gs-pl}}{R_{g}}$$

This is very straightforward over there and then during this interval 2 which is $(t_2 - t_1)$ in this case as we have named this will be given as

$$t_2 - t_1 = C_{iss} \frac{V_{gs-pl} - V_{th}}{I_{g2}}$$

Now, why we are writing this? Because we know that during interval 2 what is being charged is the input capacitance. So, this is the input capacitance over here which is going to be charged. So, that is C_{iss} and so, the total charge is the time period multiplied by the current value and that will be C_{iss} multiplied by this voltage difference and voltage difference is $(V_{gs-pl}-V_{th})$ for interval 2.

And then for interval 3 which is as we have named $(t_3 - t_2)$ is equal to

$$t_3 - t_2 = C_{rss} \frac{V_{DS,off}}{I_{g-pl}}$$

and we have also written for peak current of the gate

$$I_{g-pk} = \frac{V_g}{R_g}$$

Now, these are some of the equations which you can use for calculations related to gate circuit. Now, one more thing that you have to observe is that this gate current you can see that this is not continuous current it is there during the turn on process and then it is there during the turn off process in between it is not there. So, that means if we have drawn this gate current over here then this gate current I_g would have been something like this, you would have observed this during this turn on process and again during the turn off process.


So, if you have to find out the I_{gRMS} so that would have been very small value. Because there is going to be some loss associated with it and that loss is

$$P_{Rg} = I_{gRMS}^{2} R_{g}$$

And whatever is these drivers power requirement if we call it is P_{drive}

$$P_{drive} = I_{gRMS}^{2} R_{g} + P_{gate}$$

(Refer Slide Time: 24:51)



So now, what is the P_{gate} equal to? P_{gate} we can find out from this kind of graphs. This we have seen before also when we discussed the devices, this is gate charge versus gate to source voltage. And this is similar to this kind of graph that we see here, instead of time this voltage can also be plotted with respect to the charge.

So, here it reaches to this threshold voltage. So, somewhere here let us say is threshold voltage V_{th} and then further over here it will reach to Millar plateau voltage which we are naming as V_{gs-pl} . Then after that from here or here depending on what is the V_{DS} voltage the, for the MOSFET the Miller plateau region may change and it may increase.

So, as V_{DS} increases, so, we can see that how it charges in the further the 4th interval and that has got some effect on that. So, this part is Q_{gs1} and this part is Q_{gs2} and this interval in between for the Miller period is Q_{gd} . And the total charge associated with it is equal to Qg and that depends on how much is the V_G that we have applied.

So, let us say if V_G is 10 V. So, it has to reach to here. So, then P_{gate} will be written as

$$P_{gate} = V_{G}Q_{g}f_{S}$$

So, f_s is switching frequency here which may be 100 kHz, 50 kHz or 20 kHz whatever switching frequency that you may be using for your circuit.

So, this P_{gate} gives us the estimate of the power required on the gate emitter or the gate source region for the MOSFET or the IGBT. Now, let us look into how do we estimate what should be the gate resistor that should be used and what should be the power level of the driver IC. I have already shown you some equations which you can use.

Rise Car Line Ever Bodgsund Unde	Redu Pages Provins Root Erane Graup		Touri Neb Documents Show Desitop Open-Sarkeri .
	ternational SMPS MOS	PD - 95664	2000 - 20000 - 2
- I(or Rectifier	IRFP90N20DPbF HEXFET® Power MOSFET	. ×
•	plications High frequency DC-DC converters Lead-Free	V _{DSS} R _{DS(on)} max I _D 200V 0.023Ω 94A [®]	() () ()
• • • •	nefits Low Gate-to-Drain Charge to Reduce Switching Losses Fully Characterized Capacitance Including Effective Coss to Simplify Design, (See App. Note AN1001) Fully Characterized Avalanche Voltage and Current solute Maximum Ratings	TO-247AC	0 / / A II II
	Parameter	Max. Units	
	T _C = 25 ℃ Continuous Drain Current, V _{GS} @ 10V T _C = 100 ℃ Continuous Drain Current, V _{GS} @ 10V Pulsed Drain Current 0	94© 66 A	
	@T _C = 25°C Power Dissipation	580 W	Q
10	Linear Derating Factor	3.8 W/°C	
V _{GS}	Gate-to-Source Voltage	± 30 V	2.0 x

(Refer Slide Time: 28:09)

Higi Lea Benef Low Swi Full Effe	Average to Reduce the transport of tra	HEXFE I® Power MOSFE I VDSS RDS(on) max ID 200V 0.023Ω 94A©		
• Full and	Ucharacterized Avalanche Voltage Current ute Maximum Ratings	TO-247/	AC	2 9 9 1 Al
	Parameter	Max.	Units	
I _D @ T _C		94©	Unito	80
	= 100 °C Continuous Drain Current, V _{GS} @ 10V	540	A	
IDM IDM	Pulsed Drain Current ©	380	^	
PDM PD@TC		580	W	
-Derc	Linear Derating Factor	3.8	W/°C	
Vas	Gate-to-Source Voltage	± 30	V	
dv/dt	Peak Diode Recovery dv/dt @	6.7	V/ns	
T	Operating Junction and	-55 to + 175	110	
	T _{STG} Storage Temperature Range Storage Storage to 10 seconds		°C	
ISTG			0	
Mounting torge, 6-32 or M3 screw		300 (1.6mm from case) 10 lbf+in (1.1N+m)		
	wounning unde, 0.52 of his screw	10 MAIN (1.114m)		2.0 x

Now, let us also see the data sheet which are the specifications which you should be noting down for selecting or rather estimating the requirements of the gate driver. This is the data sheet of a power MOSFET of 200 V and 94 A. I have explained this data sheet to you before as well. So, now, again let us revisit it and look into it from the driver perspective. So, from driver point of view what you see here is that this gate to source voltage maximum ratings is \pm 30 V.

(Refer Slide Time: 28:43)

0 IRFP90N20DPbF International IOR Rectifier Static @ T_J = 25 °C (unless otherwise specified) Paramete Min. Typ. Max. U 3S = 0V, ID = 250µA Reference to 25°C, $I_D = 1mA$ $V_{GS} = 10V$, $I_D = 56A$ 00.24 age Temp. Cr rce On-Resistan - 25004 160V, V_{GS} = 0V, T_J = 150°C to-Source Forward Leakage 100 nA Gate-to-Source Reverse Leakad 100 .301 @ T_J = 25°C (unless othe ise specified) Min. Typ. Max 39 — — V_{DS} = 50V, I_D = 56A I_D = 56A V_{DS} = 160V nC 87 130 $V_{GS} = 10V,$ $V_{DD} = 100V$ rn-On Delay Time = 564 43 = 1.20 6040 Vns = 25V utnut Canacita f = 1.0MHz $V_{GS} = 0V,$ 160V, f = 1.0MHz Effective Output Car V_{GS} = 0V, V_{DS} = 0V to 160V 0 0 2.0 x Avalanche Characteristics

Now, further what we see here is the threshold voltage is also given which is minimum 3 V and 5 V. So, whatever gate to source voltage that you will be applying has to be greater than 3 V at

least. Then, what we see here is this total gate charge is also given. So, this you can use to do the estimation of gate power requirement.

Then further what we see here is that this rise time t_r is also given. Now, this rise time how we can use it, we just saw that equation for this Miller time period we can write

$$t_r = C_{rss} \frac{V_{DS,off}}{I_{g-pl}}$$


Although t_r is not exactly the Miller period it is slightly greater than the Miller period. But either you can use this t_r itself what is given in the datasheet or you can use something lesser than that also. So, from here you can calculate this I_{g-pl} or this you can calculate by using this t_r value. So, also what you see here is that all these values are given for which they have given all the specifications.

So, V_{DD} is 100 V, I_D is 56 A, they already have given some R_g value, which they have used for finding out these times experimentally. Now, it is a good thing to use these values as the starting point for whatever design you may be doing. You may use it or you may use something higher than that or lower than that as well.

But that gives you first idea that this R_g is 1.2 Ω , or more than that, or somewhere less than that and that is what you are going to be using. And what is the V_{GS} voltage 10 V that is also what they have used. So, that also gives you an idea of how much is the V_{GS} you can use to start experiments with. Of course, 10 V may be less, you may be wanted to apply more than that, but these are just to give you some starting points to do your design.


So, these are the things that you can note down and further what you can note down is also C_{iss} input capacitance and this reverse transfer capacitance values, which are also provided here and V_{DS} you know it from your circuit. And we have got other equations also that I had shown you which you can use to do the calculation of R_{g} .

(Refer Slide Time: 32:04)



Next, some of the other graphs which are of importance to look into while designing or choosing the gate driver circuit is this over here, what you can see here is the drain to source voltage versus drain current. And what is the V_{GS} that is applied. So, you can see here that above around 10 V or 12 to about 15 V it enters into the ohmic region. So, that is a good point to apply like around 12 V or 15 V as gate to source voltage.


(Refer Slide Time: 32:46)



And then you can also see this transfer characteristics V_{GS} versus I_D . And again, what we see here is that this is the threshold and then above as this voltage increases, what is the point when drain

current starts to build up. So, from here also you get an idea of how much is the gate to source voltage that you should be applying. So, you get the idea of Q_g , you get the idea of V_{GS} and some equations are given. Plus, you also get an idea of R_g , what is given in the datasheet. So, from all these different values, you get an estimate of what is the gate drive requirement.

(Refer Slide Time: 33:36)



So, what are the key points of this lecture? So, gate charge and capacitances they play a very important role in the turn on and turn off process. And so, you are choosing your gate driver circuit and you have to estimate your gate drive requirements, R_g values and other different current and voltage requirement values before being able to choose a proper gate drive circuitry. Thank you.