


Analog Integrated Circuit Design
Prof. Nagendra Krishnapura
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture No - 33
Telescopic Cascode Opamp

Hello and welcome to lecture number 33 of analog integrated circuit design, at the end of the previous lecture we looked at cascoding that is using a common gate amplifier as a possible way of increasing the output resistance of trans conductor, and thereby increasing the DC gain. So, we will start with analyzing this cascode combination in little more detail, and then apply to our single stage op amp to come up with a op amp that has a higher DC gain.

(Refer Slide Time: 00:38)



A cascode is combination of common source and common gate amplifiers, now the lower device does not have to common source, it can just be current source a fixed current source. Even then the output resistance would be improved, this could be let us say V bias, if it is just V bias it is a current source, and if it has V bias plus V i it is a common source amplifier.

And the output resistance in either case would be $g_m C r d s C r d s 1$ plus $r d s c$ plus $r d s 1$ it is dominated by this term and we will frequently use that as an approximate value of the output resistance because, it is going to be definitely much more than either of

these two terms. Now, the advantage with this is that you can get an order of magnitude increase in the output resistance, without increasing length, increasing the transistor length would slow down the circuit. Whereas, this does not appreciatively change the circuit.

Now, where can we use this cascodes they are actually used in widely in integrated circuits, let us start with a current mirror which is used as current source. If I have a current I_{naught} , the output current nominally is also I_{naught} , let me terminate the output with a voltage source V_{term} and this current is also I_{naught} . Now, we know that the current is also influenced by the drain source voltages of the transistors.

So, the drain source voltage of M_0 and M_1 could be different, and this current I_1 will really be equal to $I_{naught} \times (1 + \lambda V_{D_s1})$ which is λV_{term} divided by $1 + \lambda V_{D_s0}$. And also you see that this V_{D_s1} is nothing, but V_{term} , so as the terminating voltage changes the current here changes as well, now this is undesirable if I want the output to be closer to the ideal current source, I would like times have a higher incremental output resistance for the current source.


In fact, the current source would ideally have an incremental resistance of infinity, now I know my cascode trick. So, what I will do is take this current and I have a common gate structure on top of it, let me bias it with some V_{G0} , which will maintain all transistors in saturation region. Let me call this M_C1 , now I do know that the current here will not be affected significantly by V_{term} . If I change V_{term} by let us say some ΔV_{term} , originally I would got a change out $\Delta V_{term} \times g_{d_s1}$.

Now, I will get ΔV_{term} divided by the output resistance of the combination, and if I write it in terms of g_{d_s1} it will be $g_{d_s1} \times g_{d_sc}$ divided by g_{m_c} . Now, this g_{d_sc} by g_{m_c} is number that is much smaller than one, so the change in current due to the change in output voltages much smaller than before. So, this is a better current source, but the uncertainty in this value of the currents still remains because, this current I_1 is related to the V_{d_s} of M_1 and the V_{d_s} of M_0 it is given by the same formula, where this is not V_{term} anymore, but it is V_{d_s1} .

So, this is a better current source in that it is not significantly affected by changes in V_{term} , but it is not equal to I_0 . Now, how would I make it equal to I_0 , I already know that the current would depend both on V_{d_s} and V_{g_s} . So, I have to make sure that the V

I_D of M_0 and V_{D_S} of M_1 are exactly the same, then the two currents would be exactly identical to each other.

(Refer Slide Time: 06:02)



Now, how do I arrange for that let us go back to how we came up with the divert connected arrangement, the way to think about this is that you are subtracting the current I_D from the desired current I_0 . And apply a negative feedback to the transistor, and the transistor is a trans conductor, if the gate voltage increases, if the voltage at this node increases the current here increases. And that tends to lower the voltage and finally, the circuit reaches equilibrium when I_D is exactly equal to I_{naught} .

Now, let us say that I have a transistor and I use a cascode transistor on top of it, if you look at the behavior between these two points. How it responds to voltages here, what happens now if I have an increment V_{gs} apply to the gate of the M_0 , I will have an increment g_{m0} times V_{gs} . It is exactly the same as what I would have here, if I had an increment V_{gs} here I would have an increment of g_{m0} times V_{gs} .

The only difference is that this M_{c0} will improve the output resistance of this combination, this is as same V_{G0} . Now, I can use exactly the same structure with the cascode combination, I subtract whatever current is flowing here I_D from reference current source I_{naught} , and I know that the current I_D is controlled by this V_{gs} . So, if I_D is more than I_{naught} this voltage is smaller if I_D is less than I_{naught} this voltage becomes larger.

So, I complete the feedback loop like this, and this feedback loop also is stable when I_D is exactly equal to I_{naught} . Otherwise this voltage will be either increasing or decreasing, and the circuit will not reach steady state. So, what is the difference between this circuit and that circuit, in the circuit on the left side I_D equals I_{naught} and the V_{D_s} of M_0 equals the V_{G_s} of M_0 . Whereas, in the circuit on the right side what is the value of V_{D_s} of M_0 that is equal to the gate voltage of M_{c0} that is V_{g0} minus gate source voltage of M_{c0} .

Now, the key point here is that this V_{D_s} is independent of V_{D_s} of m_0 , so therefore, it can be independently adjusted. And earlier I said that I wanted to make the V_{D_s} of M_0 equal to the V_{d_s} of M_1 because, I have an independent knob to adjust the V_{D_s} of M_0 , I will adjust such that I have exactly the same V_{D_s} for the two transistors. So, let us go back to that circuit, let us say I connect some V_{g0} over here, and I do biasing by connecting a feedback to the gate of M_0 .

The current here will be I_D equal to I_0 , and also the V_{D_s} of M_0 will be V_{g0} minus V_{G_s} of M_{c0} . Now, let us say here to the gate of M_{c1} I connect a voltage V_{G1} , what will be the V_{D_s} of M_1 this is V_{D_s} of M_0 V_{D_s} of M_1 will be V_{G1} minus V_{G_s} of C_1 by the way I have to add the currents here V_{G_s} depends on the current. So, this is $V_{G_s c0}$ at a current of I_0 , and this is $V_{G_s c1}$ at a current of I_1 .

Now, let us say I want a one to one current mirror that is M_0 and M_1 are identical and I want I_1 to be equal to I_{naught} . So, then it is very obvious that if I make M_{c0} and M_{c1} identical, they will have the same V_{G_s} at a given current, so I will bias these two voltages from a common voltage V_{G0} that I will obtain from somewhere. And now M_1 and M_0 are identical to each other M_{c1} and M_{c0} also identical to each other.


So, under these conditions you can work out that the V_{D_s} of M_0 and V_{D_s} of M_1 are exactly equal to each other. So, I_1 will be equal to I_0 V_{D_s1} and V_{D_s0} are equal to each other. So, I_1 simply equals I_0 also M_{c1} is a cascode transistor for M_1 , so any change in this output voltage V term will cause only a very small change in the current. So, it is a better current source as well, so this is known as a cascode current mirror, this structure is a cascode current mirror.

And it has a great of accuracy because, the V_{D_s} of M_0 and M_1 are match to each other, it also has a higher output resistance. So, overall it is a much better current mirror

than the conventional current mirror that we had been using along, this is also very widely used circuit to be generate accurately mirror currents. The only thing now is to determine the value of V_{G0} , such that all transistors remain saturation.

This is a precondition because, M_0 and M_1 have to remain in saturation, they have to behave like current sources. And M_{c0} and M_{c1} also have to be in saturation because, if the cascoding has to be effective it is g_m times R_{ds} product has to be a much larger number than one, and for that to happen it has to remain in saturation region, so all transistors have to remain in saturation.

(Refer Slide Time: 13:24)



This is my cascode current mirror instead of a single transistor I will use two transistors in each path, and this is connected to some bias voltage V_{G0} , M_0 , M_1 , M_{c0} , M_{c1} , I am talking about one to one current mirror. So, M_0 and M_1 are identical to each other, and M_{c0} and M_{c1} are identical to each other, now what should be the value of V_{G0} first of all, the current source in reality will provide a constant current regardless of a voltage across it, the $I-V$ characteristic of current source would be something like this.

In reality it will have some voltage range beyond which it will not behave like a current source. In this case what is the value of V term beyond which this will not behave like a current source that will be when M_{c1} enters triode region that is V term goes below V_{G0} by $1 V_T$. So, if you look at V_{G0} minus V_T and the voltages below


that what happens is at above this it behaves like a current source, and below it will do something and the current will go of to 0 when V_{GS} term is 0.

In our case V_{GS} term equals V_{DS} term, we would like to this circuit of behave as a current source over as a wider range as possible. So that means, that we should keep this V_{GS} naught by V_{DS} to be as small as possible, which is basically V_{GS} naught to be as small as possible. Now, how small can V_{GS} naught be as V_{GS} naught reduces these two voltages follow V_{GS} naught, if you think of this circuit I have with V_{GS} naught as input and the source of M_{C1} as output it is a source follower or a common drain amplifier.

So, this voltage will be below V_{GS} naught by $1 V_{GS}$ s, so if V_{GS} naught keeps reducing the V_{DS} of M_0 and V_{DS} of M_1 keep on reducing, and they will enter triode region. So, we know that we have to have at least some V_{DSat1} at a current of I_0 across these transistors, these numbers are equal because, they give the identical transistors and identical currents are flowing through them.

So, V_{GS} naught has to greater than V_{DSat0} at a current of I_0 plus the V_{GS} s of M_{C0} , which intern can be written as V_{T} of M_{C0} plus V_{DSat} of M_{C0} . So, that is the minimum value possible for V_{GS} naught without driving and transistor into the triode region. And that is the value we must use if we want to maximize the range of the current source, this range usually called the compliance current source, so to maximize the compliant should bias V_{GS} naught at the lowest value as possible, and the lowest value equals one thrasher voltage plus 2 saturation voltages.

(Refer Slide Time: 17:42)




And how can we generate this because, the optimum value is a thrasher voltage plus 2 saturation voltages, they can be obtained by using a mos transistor. In fact, you see that this is the form of some let me call it V_{T_x} plus $V_{D_{sat_x}}$ at some bias current, so I pass a bias current I_{naught} through a transistor which is size. So, that it is $V_{D_{sat}}$ equals this $V_{D_{sat_x}}$, in such a case the voltage across this would be V_{T_x} plus $V_{D_{sat_x}}$ and that is suitable way of generating V_{G0} .

Here I will simply say that M_x is suitably sized to keep M_0 , M_1 , M_{c0} and M_{c1} in saturation, now you can figure out the size based on square law you can calculate the size, now transistor do not necessarily follows square law. So, in that case you have to maybe with little bit trial and error at the size of M_x , so that you get the voltage that you want for V_{G0} . And such a structure is also known as a high swing cascode because, the compliance is the maximum that it can be, you can choose a larger value of V_{G0} and the circuit can operate properly.

But, the compliance of the current source would be smaller than what it could be, so this is known as the high swing cascode current mirror.

(Refer Slide Time: 20:16)



Now, this is not the only way to generate the bias V_{GS0} there are many ways which you can look up in the literature I will just illustrate another way of doing the same, this is my cascode mirror and this voltage is nothing, but the V_{GS} of M_0 , which is of the form of the threshold voltage plus V_{DSAT} of M_0 . Now, what we need for V_{GS0} is a threshold voltage plus $2 V_{DSAT}$, so V_{DSAT} of this transistor plus V_{DSAT} of that transistor.

So, another possible way of getting the biasing arrangement is to connect the resistance R , so that there is some drop $I_{REF} R$ which will be adjusted to be a sufficient value that it is equal to the V_{DSAT} of the upper transistor. So, the total voltage that we get at this node will be the threshold voltage plus V_{DSAT} of this transistor plus some voltage which is roughly equal to the V_{DSAT} of the transistor.

So, if I have connected it like that I can have my cascode biasing without using an extra branch, previously I used an extra branch to generate the V_{GS0} , so this is better. Now, the disadvantage is of course, is that the drop between these two voltages is given by $I_{REF} R$ and it relates to the absolute value of the resistance, and that is not very precisely fixed on an integrated circuit. Because, of that there is some uncertainty you have to make sure that overall possible variation of this voltage, node $I_{REF} R$ the transistor remain in saturation region.


So, there are many other biasing techniques that you can think of to bias the cascode, but the main technique is that you can bias it such that the compliance of the current

source is maximum. And that the cascode current source offers a very high output resistance, now a couple of exercises for you I earlier said that the V_{D_s} here and there will be exactly the same, and will be independent of V term. The V_{D_s} of M_0 will be; obviously, independent of V term, but what about the V_{D_s} of M_1 .

So, calculate the change in V_{D_s} one due to a change in V term change ΔV term, this is a quite a simple calculation you should be able to use small signal techniques to do this. And you can see whether my assumption of this V_{D_s} is being exactly the same as that is justify or not because, in reality the current in the left side and right side will be exactly equal, only when this voltage and that voltages are equal, and this and that are equal.

Now, what we are made sure is that the V_{D_s} of the bottom transistors are more or less equal to each other, what happens due to change in V_{D_s} of the upper transistor that you calculate from this one. The second thing is please calculate the range of V_{G_0} , so that all transistors are in saturation, we already partialied on this you can also calculate the upper limit for V_{G_0} . So, that is about the cascode current mirror it offers a very high output resistance, and we can use it in conjunction with common source amplifier as well to obtained a high resistances.

(Refer Slide Time: 24:26)




In general if you have a common source structure by that what I mean is we have the source to be grounded, and I can apply some voltage to the gate whether it is signal

voltage or a bias voltage. And I use another common gate transistor on top of it, this compound transistor can be thought of approximately as a single transistor with a very high R_{out} , very high output resistance or equivalently a very low output conductance. This is a very useful view while synthesizing circuits because, we are putting more transistors at it look like a very different circuit from before.

But, you can think of this combination as a transistor by itself, we know that the transistor is a voltage controlled current source. If I apply V_i here I get g_m times V_i over there, now we also know that now this is the same as what we would have with the single transistor, the incremental current here is g_m times V_i , the only difference is that the output resistance is very high. So, in some way it is reasonable to think of as a single device while synthesizing circuits, after we have the circuits we can analyze the complete circuit including the effect of these different transistors.

(Refer Slide Time: 26:25)



So, how is this useful for our single stage op amp I have my differential pair, and that contributes a resistance of G_{ds1} to the output resistance. So, as I said earlier we can think of the cascode combination as a compound transistor with a high output resistance, so I pass the currents of both M_1 and M_2 , we know that if I have $V_{bias} + \frac{V_{DD}}{2}$ and $V_{bias} - \frac{V_{DD}}{2}$ I will have an incremental current $g_m \frac{V_{DD}}{2}$ here, and $g_m \frac{V_{DD}}{2}$ in the upward direction, in the other transistor I use cascode transistor with both M_1 and M_2 let me call them M_5 and M_6 .

And the gate is bias to some voltage I will not worry about how to generate that, but it is bias to some fixed voltage I will call that V_{g5} . Now, it is very clear that the same incremental currents will flow in M 5 and M 6, the only difference will be that the resistance looking into the drains of M 5 and M 6 would be much more than what would be looking into the drains of M 1 and M 2. So, this is also a differential trans conductor which gives an incremental current of $g_m V_{d2}$, but with a much higher output resistance.

Earlier I had a current mirror, the current mirror contributed an output resistance of g_{ds3} I could used a same current mirror. But, we know that the output resistance of the differential pair, and the output resistance of the current mirror appear in parallel or the output conductance is added up, we had g_{ds1} plus g_{ds3} there is no point improving only one of them without improving the other one. So, we will use the cascode combination for both the load transistors, and the differential pair transistors.

We know how to make the cascode current mirror I have to add two more transistors, let me call them M 7 and M 8, and this is the current mirror and this is V_{G7} which I will connect to some voltage, for now I will just say that the V_{G7} is such that all these transistors are in saturation. Similarly V_{G5} is such that all these transistors are in saturation, so now, I connect the two things together and take my output from there, I could connected to a capacitor.

So, this is my new single stage op amp with an improved output resistance, what I have done is to use cascode transistors in place of M 1, M 2, M 3, M 4 that improves the output resistance of each of those stages. The operation is exactly the same as before, you can go head and analyze it completely, and you will find that essentially all we have done is to replace each transistor by cascode. So; that means, that any place we had an output conductance, now we have a much smaller output conductance.

So, I am not going to do the analysis further separately for this op amp, like before though the circuit is asymmetrical. If we terminate the output with a voltage source V_{term} , the impedance looking up here and looking here will become very small, so the tail node voltage will almost 0. So, with that condition we can analyze the circuit very easily, exactly like we did for the single stage op amp with a simple differential pair in the current mirror.

So, using that you can analyze the circuit and then find out everything about this particular circuit. Now, in the quiescent condition when the two inputs are at V_{bias} because, of a symmetry this voltage and that voltage will be exactly the same that is the drain of M_6 and M_8 will be the same as the drain of M_7 . And we can use the arguments that we used earlier with the other circuit, if we assume that it is any different will come up with the contradiction. So, this voltage will be exactly the same in absence of any mismatch.

So, this voltage will be at $V_{DD} - V_{sg3}$ just $V_{DD} - V_{sg}$ of transistor M_3 , now I terminate that with a voltage V_{term} as $V_{DD} - V_{sg3}$. So, in the quiescent condition the current here will be 0, and if we apply an increment some current will flow them. So, if I apply plus $V_{D2} - V_{D2}$ over here, the tail node voltage will be almost equal to 0, so the two currents will be $g_{m1} V_{D2}$ in opposite directions. So, the total current, in fact, will be $g_{m1} V_{D2}$ exactly the same as before.

So, as usual I will use g_{m1} to denote the small signal trans conductance of both M_1 and M_2 , similarly g_{m3} for M_3 and M_4 and, so on. So, the trans conductance is exactly the same as before, the output conductance is a different story analyze again as similar to what we did earlier. If I apply an incremental test voltage, and measure the current i_{test} I am taking the ratio of V_{test} by i_{test} I can find out the output resistance.

Again it is useful to imagine that the n mos transistors for ideal that is they had 0 g_{ds} , and calculate the contribution of p mos transistors. And similarly assume p mos transistors are ideal and calculate the contribution of n mos transistors, now it turns out that the resulting output conductance is a sum of these two, you can do the analysis separately and then do the analysis together. So, that you do not get work done by complexity.


If I have a voltage V_{test} here, now this cascode combination presents an output resistance equal to $g_{m8} r_{ds8} r_{ds4}$, it also has plus r_{ds8} plus r_{ds4} , but I am going to ignore that. If I had to denote the output conductance it would be $g_{ds4} g_{ds8}$ divided by g_{m8} , now what happens on the n mos side, n mos side it is a similar story to before. First of all looking from the source of M_5 , the drain of M_5 is terminated by a low resistance.

You can easily verify that the incremental resistance of this combination because, of this feedback connection around M 3 will be $1/g_{m3}$. And the incremental resistance looking into the source of the M 5 will be $1/g_{m5}$, the incremental resistance looking into the source of M 1 will be $1/g_{m1}$. So, the incremental resistance looking into the drain of M 2 by arguments that we used earlier is approximately 2 times r_{ds1} .

And the incremental resistance looking in there would be $g_{m6}r_{ds6}$ times 2 times r_{ds1} , again I ignore plus r_{ds6} plus $2r_{ds1}$ terms, they are much smaller than this one. So, if I apply V_{test} the current that flows into the n mos would be V_{test} divided by $g_{m6}r_{ds6}$ times $2r_{ds1}$. As before this current gets mirrored in M 3 and M 7, and also gets drawn into M 8 and M 4, so the total current drawn will be 2 times that half of it goes into the n mos side, half goes into the p mos side.

And the total current including the output conductance of the p mos transistors, will give a total output conductance of $g_{ds4}g_{ds8}$ by g_{m8} plus $g_{ds1}g_{ds5}$ divided by g_{m5} g_{m5} and g_{m6} are the same, g_{ds5} and g_{ds6} are the same. Compare this to what we had earlier we had g_{ds1} plus g_{ds3} now we have numbers they are much smaller than g_{ds1} and g_{ds3} adding up. So, our output conductance is much smaller, the trans conductance is exactly the same as before. So, this is simply a way of making a trans conductance whose output resistance much higher consequently the DC gain will be much higher.

(Refer Slide Time: 37:58)



This is known as a single stage cascode op amp, now it is called single stage because, it is still consist of a single trans conductor, and whose trans conductance equals g_{m1} and its loaded by the capacitor we have an op amp the difference is that, the output conductance is much smaller than before. Now, if you connect the resistive load to this it will not be any better than our simple single stage op amp, assuming that the resistance is smaller than the output conductance of the single transistor.


Whether the use a cascode op amp or whether use the simple op amp, you will get the same gain because, the output load resistance should be dominated by the load that you connect. So, this circuits still cannot be used with resistive loads, but if you used it with a purely capacitive loads that the DC gain will be a lot higher, earlier the DC gain was g_{m1} by $g_{ds1} + g_{ds3}$ which is of the order of g_m by g_{ds} of a single transistor.

Now, we will have g_{m1} by this entire thing $g_{ds1} g_{ds5}$ by g_{m5} plus $g_{ds3} g_{ds7}$ by g_{m7} and this is of the order of g_m by g_{ds} square. So, if you get a gain up to 100 with a simple stage op amp, you could gain up to 10,000 with this cascode op amp, now this type of cascode op amp where things are stacked on each other, if you look at the cascode structure, you have the differential pair on top of that you have the cascode, on top of that you have the cascode of the current mirror.

And on top of that you have the current mirror itself, such a structure is known as the telescopic cascode op amp, this thing is known as the, so it has an improved DC gain.

Now, we have to evaluate other things as well just like we did for the simple single stage op amp, like the frequency response, the non dominant poles and 0's and, so on, we will do that in a approximate way because, already you see that the circuit has become quite complicated. If we put down the small signal equivalent circuit of all these transistors together, and then write the eight equations and eight unknowns or something we will not get anywhere. So, we will use approximate calculations, and our intuition to simple circuits to come up with and answers to those questions.

(Refer Slide Time: 41:36)



So. Firstly, the non dominant poles and 0's of this op amp V_{g7} and V_{g5} are such that all transistors in saturation region. As usual we will evaluate the small signal trans admittance by terminating it with a voltage source, now with every node we will have parasitic capacitors, and this circuit has lot more nodes than before. But, the primary parasitic was this one which we call C_{d3} which consists of C_{gs3} plus C_{gs4} plus C_{db7} plus C_{db5} , it is similar to what was before.


And any parasitic at the output of the op amp such as C_{db8} plus C_{db6} this could observe into the load. So, this primary parasitic capacitance still remains, in addition to that we will have parasitic capacitances at these other junctions for instance this will be C_{db3} plus C_{db7} this will be consist of C_{db1} and C_{db5} this will be C_{db2} and 6 and, so on, this will be C_{db4} and C_{db8} .

Now, what I will do is to ignore all of these parasitics this that and that and consider only C_{d3} . Now, as you guess from the structure the effect of C_{d3} is exactly the same as before, if I apply a differential increment to M_1 and M_2 what I get is a current of g_{m1} times V_{D2} and M_1 minus $g_{m1} V_{D2}$ and M_2 . Now, the current in M_1 gets mirrored by the current mirror, and it is driven to the output, the current in M_2 goes directly to the output.

This was exactly the case that we had with the simple differential pair, as you can see at high frequencies the current in M_1 goes into the capacitor and none of it gets mirrored. So, we will have the pole and 0 doublet exactly as we had before, we have a pole at g_{m3} by C_{d3} , and we will have a 0 at twice that frequency, the 0 happens to be at twice the frequency.

Because, this pole affects only one half of the signal the part of the current that is coming from M_1 , though the effect of C_{d3} is that we will have a non dominant pole at g_{m3} by C_{d3} and a non dominant 0 at twice that frequency. The dominant pole can be calculated from the output resistance of the trans conductor, and the integrating capacitor that you have C . Now, what about this other parasitic capacitors that we want do the exactly analysis, but we will try to get of feel for what their contribution will be by looking at a simple cascode stage.


(Refer Slide Time: 46:20)



So, let me take the common source amplifier which has some V bias plus V_i , so it has an incremental current of g_m times V_i , it goes into the cascode device and I will assume that this is terminated by some low impedance load. So, the incremental resistance looking up would be if I call this M_c over g_m .

Now, let us say I have some parasitic capacitance from this node to ground, what will happen the current gets divided between the input resistance of the cascode, and this parasitic capacitance C_p . So, the part that comes out of M_c would be g_m times V_i of s which is the total current times the ratio given by impedance division, which is g_m by g_m plus $s C_p$ which can also be written as g_m times 1 by 1 plus $s C_p$ by g_m . So, there is a pole at minus g_m by C_p due to this parasitic capacitance C_p , now this is expected because, at high frequencies all of this current will go there, and at low frequencies all of it will go to the output. So, there will be the pole somewhere in the middle and the pole happens to at minus g_m by C_p .

(Refer Slide Time: 48:10)



Now, what happens in our cascode op amp, the current from M_2 goes through M_6 , but there is a capacitance here which is C_{db2} plus C_{db6} . So, from here at this node we will get a pole which is minus g_m divided by C_{db2} plus C_{db6} , similarly the current from M_1 goes through M_5 and that has the same a behavior. So, we have a pole at g_m by C_{db1} plus c_{db5} , by the way the small signal parameters of M_1 and M_2 are the same M_5 and M_6 are the same, so these two poles will be at the same frequency.

Now, the current in M1 gets mirrored and then comes out of the M4 again encountered the same behavior there is a current division between the g_m of a M8 and this parasitic capacitance. So, we will have $g_m 8$ by C_{db4} plus C_{db8} as another pole now the effect of this is a little more complicated because, it is inside a feedback loop of it is own, but it turns out or it creates a pole and some 0, which is related to a similar number it is $g_m 7$ by C_{db3} plus C_{db7} .

Now, in this case I have used C_{db} instead of C_{sb} , but in a given transistor C_{db} and C_{sb} are almost equal to each other. So, for instance in this case it should be C_{sb5} plus C_{db1} , but I have used the same capacitance here, so there will be lots of poles and 0's one for each cascode node, and all of those have to be taken into the account while designing the op amp.

So, in practice what you do is you simulate the circuit, and the simulator will taken into the account the effect of all of these things, and give you the magnitude and phase and by looking at the phase margin you can decide whether these parasitic poles are at a sufficiently high frequency or not.

Thank you we will continue this further in the next lecture.