

Analog Integrated Circuit Design
Prof. Nagendra Krishnapura
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture - 34
Telescopic Cascode Opamp; Folded Cascode Opamp

Hello and welcome to lecture number 34 of Analog Integrated Circuit Design, in the previous class we improved upon the simple single stage opamp by using common gate amplifiers, with the differential pair as well as with the current mirror. The resulting topology was what we called the telescopic cascode opamp, and in this lecture we will continue with determining other characteristics of this opamp and go on to other kinds of opamps.

(Refer Slide Time: 00:39)

The slide contains a circuit diagram of a telescopic cascode opamp and its small-signal characteristics. The circuit diagram shows a differential pair of NMOS transistors (M1, M2) biased with a tail current source (M0). The gates of M1 and M2 are tied to a fixed bias voltage V_{KSS} . The drains of M1 and M2 are cascoded with PMOS transistors (M5, M6), whose gates are also tied to V_{KSS} . The drains of M5 and M6 are connected to a current mirror load consisting of PMOS transistors (M3, M4) and NMOS transistors (M7, M8). The gates of M3 and M4 are tied to V_{DD} , and the gates of M7 and M8 are tied to V_{SS} . The output is taken from the node between M3 and M4. The input is $V_{in} = \frac{v_1 + v_2}{2}$ and the output is v_o . The bias voltages are $V_{KSS} = \frac{V_{DD} + V_{SS}}{2}$ and V_{SS} .

The small-signal characteristics are given by:

$$A_0 = \frac{g_{m1}}{g_{m5}g_{m6} + g_{m3}g_{m4}}$$

$$G_m = g_{m1}$$

$$f_{out} = \frac{g_{m5}g_{m6} + g_{m3}g_{m4}}{g_{m5} + g_{m6}}$$

The parasitic capacitances are given by:

$$C_{d1} = C_{d1} + C_{s1} + C_{gs1}$$

$$C_{d2} = C_{d2} + C_{s2} + C_{gs2}$$

$$C_{d5} = C_{d5} + C_{d7} + 2 \cdot C_{gs3}$$

$$C_{d3} = C_{d3} + C_{s3} + C_{gs3}$$

A telescopic cascode opamp consists of differential pair M 1, M 2 bias with the del current M 0 and M 1, M 2 are cascoded by M 5, M 6 which act as common gate amplifiers, their gate is tied to some fixed voltage. And we also use a cascode current mirror M 3, M 4 are the devices of the current mirror, and M 7 and M 8 are the cascode devices, the gate is again tied the some fixed value let me call it v g s 7. Now, we already determined the small signal DC gain, and the small signal high frequency characteristics of this opamp.


The DC gain is $G_m 1$ by the total output conductance, which is this is the conductance contributed by the n most part, the differential pair which is cascoded. And this is the conductance contributed by the p most part the cascode current mirror of course, we know that the simple signal stage opamp is really a trans conductance with a trans conductance value of $G_m 1$ and the output conductance value equal to that whole thing.

So, that is why we get the A_{naught} to be this G_m divided by that G_{out} , now as with the single stage opamp when the trans conductance is loaded by the capacitor the poles should be at the origin. But, because of the non 0 output conductance it is shifted slightly into the left half plane, and the dominant pole will be at G_{out} by C . Now, what is of concern for stability are the non dominant poles are 0's, at every node in the opamp there will be a parasitic capacitance.

For instance here, there will be the total capacitance C_{d1} which is contributed by C_{db1} plus C_{sb5} plus C_{gs5} . Because, this is tied to a fixed voltage C_{gs5} of appears in parallel with the other two capacitors, similarly C_{d2} will be C_{db2} plus C_{sb6} plus C_{gs6} and these 2 will be identical. Because, each of pair transistor is matched $M_1, M_2, M_5, M_6, M_7, M_8$ and M_3, M_4 and we will also have parasitic capacitances from this node that node and that node. A parasitic capacitance are the drain of M_5 is similar to what we had in the signal stage opamp.

If I call that C_{d5} the total equals C_{db5} plus C_{db7} plus 2 times C_{gs3} we get the 2 times because, we have C_{gs73} and C_{gs} of M_4 . Finally, we will have C_{d3} which is C_{db3} plus C_{sb7} plus C_{gs7} , and similarly we will have the exact same expression for C_{d4} . Now, associated with each parasitic capacitance will have a pole, and there is a minor feedback loop here around M_3 and M_7 . So, that gives you some modifications of the pole values, we will not worry about calculating the exactly values of poles and 0's we will just get an estimate of where those values will be.

(Refer Slide Time: 05:57)



So, first of all the parasitic capacitance here at the drain of the M 5 there will be a pole at $G m 3$ by $C d 5$ and a 0 at twice that frequency, exactly same as what we had in the signal stage opamp, the signal stage opamp. And due to other capacitances we know that let us say I have a transistor M 1 cascoded by transistor M c and there is a capacitance here C p the pole associated with this, in the transferred function from V i to the output current, the pole will be at minus $g m c$ by C p if I include the body effect I will also have $g m b c$.

I will write down the expression excluding body effect for simplicity, but later we can include the body effect, simply by adding $g m b$ and $g m$ values. So, due to those other parasitic capacitors we will have C d 1 will give a parasitic pole at minus $g m 5$ by C d 1, similarly C d 2 will give you a parasitic pole at minus $g m 6$ by C d 2 and that is the same as minus $g m 5$ by C d 1.

Now, this acts on the current that is coming out of M 1 that acts on from the current coming out of M 2. So, there will be a signal pole in the transfer function at minus $g m 5$ by C d 1, and due to C d 3 we will have a pole at the cascode node minus $g m 7$ by C d 3 and due to C d 4 minus $g m 8$ by C d 4 and what this due to the transferred function is more complicated, this acts only on half of the current it is only the current from M 1 which gets mirrored goes through this pole a current from M 2 does not.

Similarly, this the pole at this node acts only on one half of the current, so all of these will end up giving poles as well as 0's due to the mirroring effect, and acting on only one half of the current this is similar to due to C_{d5} we have a pole as well as a 0. So, due to these things also we will have pole as well as 0's, for now we will just say that there will be lots of parasitic poles and 0's and roughly the frequency is given by the g_m of the cascode transistors divided by the total parasitic capacitance, at the source of the cascode transistor.

So, there will be a number of parasitic poles and 0's and this will be apparent in the simulated frequency response, and the effect of all of these things must be such that, the phase margin is of adequate value say 60 degrees. So, then you have to adjust your unity gain frequency, so that happens or somehow you have to try on move the parasitic poles to higher frequencies.

(Refer Slide Time: 09:40)

Next we have to evaluate the noise and offset, now we have lot more transistors than before. So, first we have to intuitively understand what happens to the noise and offset in cascode transistors, first let me take just a cascode current mirror I will use a slightly different biasing than what I used in the previous class, just for simplicity. This is not the optimal biasing, but it has only one reference branch and it is quite simple to understand we have V_{gs} across this transistor let me call this M_1 , M_2 and perhaps M_5 and M_6 we have V_{gs} across M_5 v_{fs} across m_1 and those will bias M_6 and M_2 .


And if you compare this to the high swing cascode current mirror structure we had, in that case the drain of M_2 was bias at $V_{d,sat}$ the minimum required. In this case it will bias at V_{gs1} the voltage here and there will be the same, so it is lot more than what is required and wasteful, but our point right now is different to evaluate the offset and noise. So, please take it as an exercise and calculate the total noise in i_{out} , let us say this is i_{out} and nominally this equal to i_{naught} .

And it will have some noise due to the four transistors calculate the total noise, when I say total noise I mean the spectral density of the output noise current. So, for this you have to put down the small signal model of each to the transistor, please include both of g_m and g_{ds} and find out what the noise is going to be. And also calculate the mismatch induced error in i_{out} , now M_1 and M_2 should be matched and M_5 and M_6 should be matched.

But, they are not we know that there will be thresher voltage mismatch, and current factor mismatch. So, put down those things in the circuit and find out the mismatch induced error in i_{out} , and in each case identify the contribution of individual transistors that is how much noise comes from the M_1 , M_2 , M_5 and M_6 . Similarly, how much of the mismatch is due to mismatch between M_1 and M_2 , how much of mismatch is due to mismatch between M_5 and M_6 , so please do all of that.

Now, in this lecture I will work it out as well, but I will use a simplification I will assume that the g_{ds} values are 0. So, whatever expressions you get you take the if you said g_{ds} to be 0 you should get whatever I get in the lecture, also it turns out that the analysis without g_{ds} , analysis with g_{ds} equal to 0 is good dam to build intuition and even quantitatively it is by and large current.

(Refer Slide Time: 13:43)



So, first let me take noise due to M 2, now what is its contribution to the output current i_{out} , it is very easy to see that you can think of M 6 as a common gate amplifier to which a signal of i_{n2} is applied, so all of i_{n2} goes onto i_{out} . So, M 2 as a noise current i_{n2} and all of it appears at the output, let me take the noise current of M 1 what happens here, this noise current i_{n1} flows into the diode connected transistor, clearly the current in this branch cannot change from its value i_{out} .

So, all of i_{n1} flows into M 1, so it gets mirrored and gets drawn into M 2 and that also contributes in its entirety to the output current. Now, the next term the contributions from M 6 and M 5 let me call this i_{n6} and remove the noise from these other transistors, what is the effect of i_{n6} on the output. It is very obvious here that whatever current is delivered from M 2 must come to the output, i_{n6} cannot have any role in what the output current is, the output current will be simply whatever is coming out of M 2.

And I assume that M 2 has 0 g d s, in fact, all transistors have 0 g d s, so even if this voltage changes because of i_{n6} later you will see that when you do your analysis i_{n6} will change this voltage, the current here would not have changed. So, the output current due to i_{n6} would be 0, now you can also use the alternative method of splitting i_{n6} into two parts, and connecting the intermediate node to ground, so that it becomes easier to analyze.

And then you do the analysis find that and you will find that the output current will be 0, then what happens due to M 5, clearly the current in M 1 is still equal to i_0 whatever current goes into this must come here. So, what i_{n5} will do is to change the voltage across M 5, and that will not have any effect on the current in M 1. So, since the current in M 1 is the same as before, current in M 2 is same as before, again I assume g_{ds} to be 0, and all of the current in M 2 comes out. So, the contribution of M 5 to the output noise is also 0, so that is about the noise.

So, what we see is that the main current source devices M 1 and M 2 contribute their noise current completely to the output. And the cascode devices M 5 and M 6 do not contribute anything to the output noise, it is as though we have only the simple current mirror using M 1 and M 2. So, that is a very useful result to remember and like I said please do the analysis including g_{ds} , you will see that the numbers here will be modified slightly, but not greatly, but you should be able to understand exactly how much comes out due to noise in each of these transistors.


Now, let us go to mismatch if I have mismatch between M 1 and M 2, what happens M 1 will have some V_{gs} which will correspond to the V_{gs} for current of i_{naught} . Now, the V_{gs} of M 2 is different it is different by this number ΔV_{T12} , so the current in M 2 will be different from current in M 1, and how different it will be it will be ΔV_{T12} times the g_m of the transistor M 2. Now, similarly if you have a current factor error you can modeled that as a current source in parallel with M 2 and in fact, that analysis will become the same as the noise analysis.

So, you will find that ΔV_{T12} the mismatch between M 1 and M 2 will contribute directly to the output. Similarly, you can calculate the effect of the current factor mismatch between M 1 and M 2 I am not going to do it here, now let us assume that only M 5 and M 6 are mismatched. Now, what happens in this case the current in M 1 is still i_0 I assume 0 g_{ds} and, so on, so the current in M 2 which depends in only it is V_{gs} will also be i_0 .

So, the output current will be i_0 what will be ΔV_{T56} do it will make the drain voltage of M 1 different from drain voltage of M 2. But, since I have assumed g_{ds} to be 0 that has no effect on the current in M 2, and the output current is still i_0 , so the effect of mismatch between M 5 and M 6 is 0. So, as you see both the noise and mismatch are

contributed by the main current mirror devices, and there is 0 contribution from the noise and mismatch of the cascode devices. So, this simplifies the analysis greatly what matters for the output noise and mismatch is only the noise from the current mirror the main current mirror devices, as well as from the differential pair.

(Refer Slide Time: 20:43)



So, from what we analyze, so far just for the simple cascode current mirror can be extended to the entire telescopic cascode opamp. As can be expected from that analysis only the main transistors M 1 and M 2, and transistors M 3 and 4 contribute to the output noise. I would encourage you to put a noise current source in parallel with all these eight transistors, and also the ninth transistor m 0 and then see what comes to the output. Now, if we have a noise current source i_{n0} what happens to it, it divides equally between M 1 and M 2.

Because, looking up the source of M 1 we have an incremental resistance of $1/g_{m1}$ looking up the source of M 2, we also have an incremental resistance of $1/g_{m1}$. So, it divides equally, so we will have $i_{n0}/2$ and $i_{n0}/2$, now the part that goes into M 3 and M 7 will get mirror and we will have $i_{n0}/2$ over there. Now, this and this will cancel and at the output we will have 0 contribution, this is exactly the case that we had for the simple differential pair opamp without the cascoding as well.

So, in general anything that you inject into the tail node, here we split equally and we will have 0 contribution to the output. If you take the noise M 1 again there are different

ways of doing it, you can split it into two parts I split it into two identical current sources i_{n1} and i_{n1} . And now we can superpose here we have to superpose the currents not just the spectral density, it is clear that i_{n1} the lower one is being injected into the tail node and its contribution to the output is 0.

And this other i_{n1} will go through M_5 which is a common gate amplifier through the current mirror and contributes i_{n1} to the output. So, that is what happens to the noise from M_1 , and in an exactly similar way you can work out that the noise from M_2 also appears completely at the output. If I have a noise current i_{n2} that will be drawn out here, so a polarity here should be minus i_{n2} , but it does not matter because, the noise of each transistor is uncorrelated from noise of other transistors.

Now, let us consider what happens to M_3 a noise from M_3 , now what happens to this particular noise, what it does is you can analyze this exactly what happens here it is a little in mlt. But, you will that i_{n3} will flow into M_3 , and the voltage here the gates source voltage of M_3 will be change, so the gates source voltage of M_3 would be i_{n3} divided by g_{m3} , and that causes a current i_{n3} in the drain of M_4 because, the g_m of M_4 is the same as g_m of M_3 , and this goes through M_8 and goes to the output.

So, the contribution of M_3 again is full and it is i_{n3} , and the contribution of M_4 which is quite simple to calculate lie on 4 and that is simply goes through M_8 , which is a common gate amplifier and is drawn from the output voltage source V term, so this will be minus i_{n4} . Now, these M_5 , M_6 , M_7 and M_8 you can work out in a similar way, so as I said you could split it into two parts, and connect the intermediate node to ground or used a previous result that we had that cascode devices, do not contribute noise to the output.

I would strongly encourage you to work it out individually each of these 4 cases, and then convinced yourselves that that is indeed the case. So, the contributions from these 4 transistors will be 0, so the resulting noise is exactly the same as what we would find in a simple differential pair opamp without cascodes. There also we had M_1 , M_2 , M_3 , M_4 and all 4 will be contributing to the output noise, here we have 4 extra transistors, but they contribute nothing to the output noise.

Now, let us take mismatch between each pair of identical transistors $M_1, 2$, $M_5, 6$, $7, 8$ and $3, 4$ there will be mismatch. And for simplicity I will assume only thrasher voltage

mismatch, although there will be current factor mismatch as well, if you have ΔV_{T12} that is mismatch between M_1 and M_2 . Let me reduce the input to 0, if I have mismatch between these as usual it is easy to modulate as a change in V_{gs} instead of change in V_T .

So, it is like applying a voltage ΔV_{T12} to the input, and if the input is ΔV_{T12} the output will; obviously, be $g_{m1} \Delta V_{T12}$. Now, if you consider the mismatch between M_3 and M_4 this is ΔV_{T34} , now in absence of any other mismatch, the current in each of these arms will be i_{naught} if there is no mismatch at all. Now, if you have a mismatch the V_{gs} of M_3 will be different from the V_{gs} of M_4 , and the difference is given by ΔV_{T34} it is exactly like applying incremental voltage ΔV_{T34} to the case that we had before.

So, the incremental current here will be ΔV_{T34} times g_{m4} and all of that is drawn from the output. So, ΔV_{T34} causes in output current minus g_{m4} which is the same as $g_{m3} \Delta V_{T34}$, so these results are exactly identical to what we had earlier, we had ΔV_{T12} contributing ΔV_{T12} times g_{m1} , and ΔV_{T34} contributing minus g_{m3} times ΔV_{T34} . Now, what about the mismatch between M_5 and M_6 our analysis of the cascode current mirror says that it should not have any effect, and that is indeed the case.

I will take the simpler case of a g_{ds} being 0, now what this ΔV_{T56} will do is to change the drain voltages of M_1 and M_2 from the gate of M_6 to the source of M_6 it acts like a source follower, but the gate of M_6 and M_5 are now at different voltages. So, the sources of M_5 and M_6 will also be at different voltages this changes the V_{ds} of M_1 and M_2 , but if g_{ds} is 0 it means that the current in M_1 and M_2 do not response to V_{ds} and the currents will be exactly the same as before, and exactly the same argument also holds for M_7 and M_8 . So, ΔV_{T56} and ΔV_{T78} have 0 contributions to the output, again exactly behavior as noise. So, the analysis while the circuit has many transistors is actually really simple it, in fact, the results are exactly same as what we got a simpler case without the cascode transistors.

(Refer Slide Time: 31:20)

The image shows a series of handwritten equations on a digital notepad:

$$i_{out} = i_{n1} - i_{n2} + i_{n3} - i_{n4}$$

$$S_{iout} = S_{in1} + S_{in2} + S_{in3} + S_{in4}$$

$$= \frac{16}{3} kT \cdot (g_{m1} + g_{m3})$$


$$S_{vin} = \frac{S_{iout}}{g_m^2} = \frac{16}{3} \frac{kT}{g_{m1}} \left(1 + \frac{g_{m3}}{g_{m1}} \right)$$

$$\sigma_{v_{os}}^2 = \sigma_{v_{12}}^2 + \sigma_{v_{load}}^2 \cdot \left(\frac{g_{m3}}{g_{m1}} \right)^2$$

Since i_{out} is i_{n1} minus i_{n2} plus i_{n3} minus i_{n4} , S_{iout} is simply the sum of the spectral density S_{in1} plus S_{in2} plus S_{in3} plus S_{in4} , which gives you $\frac{16}{3} kT$ times g_{m1} we get $\frac{16}{3}$ because, we have two transistors with a trans conductance of g_{m1} and 2 transistors 3 and 4 with a trans conductance of g_{m3} . And as usual we calculate the input referred noise, by dividing the output noise spectral density by g_{m1}^2 it is a trans conductance of this particular stage times $g_{m1} + g_{m3}$.

And as we had expressed it sorry which is equal to $\frac{16}{3} kT$ by $g_{m1} + g_{m3}$ by g_{m1}^2 . And similarly, the mismatch when referred to the input you can calculate this yourself will be the mismatch of the first stage, the variance of that plus the mismatch of the load stage times g_{m3} by g_{m1}^2 square, you will recall that this is exactly the result we had for the simple differential pair opamp.

(Refer Slide Time: 33:28)




Now, there are other things that we need to calculate the one of the things is slew rate, so to measure this slew rate we make the opamp that is below the trans conductance with the capacitor. And let me assume a unity feedback configuration as I did earlier, we know that this is the plus terminal to each I will apply $V_{bias} + V_i$ and the minus terminal is used to complete the feedback loop. If the input is V_{bias} and we allow the circuit to reach the steady state, this voltage will also be at V_{bias} .

And if we apply an input step what happens is, this voltage does not change suddenly because, of this capacitor. But, because there is a step they across the differential pair we have an input of V_i , which generates the differential current of $g_{m1} V_i$ flowing into the capacitor. Now, as we increase the magnitude of V_i what happens is that this magnitude goes on increasing, but as with the differential pair we know that it cannot never be more than, the tail current of I_{tail} .

There will be a value of V_i for which all of I_{tail} will flow through M1 and nothing will flow through M2. And it flows through this current mirror M3, M7, M4, M8 and we will get pose thing to the capacitor, now any V_i larger than that will not resulting in the larger current, the current will be still be I_{tail} . So, the maximum rate of change in the positive direction is I_{tail} / C and it is very easy to work out that if V_i is large in negative all of this I_{tail} flows through M2 and M6 and we will be drawn from the capacitor.

So, the negative slew rate will be simply minus i_{naught} by C , so this result is also exactly identical to what we had with the simple differential pair opamp. Now, the last thing that we have to calculate a large signal quantity is the signal swing, we know that the opamp has 2 swing limits, one at the input which imposes limit on the input bias voltage or the common mode voltage and one at the output which imposes limit on the output swing.

(Refer Slide Time: 36:14)



Now, first let us consider what can happen to the transistors, if the output becomes too large too small. The output becomes very large, then the drain voltage of M_8 will go above the gate voltage of M_8 , now it can do that, but not by more than $1 V_t$, so the maximum of V_{out} is simply V_{g7} plus V_{T8} which is also V_{T7} . And as V_{out} reduces it can go below V_{g5} , but not more than one threshold voltage, if it does that M_6 will go into triode region. So, the minimum value of V_{out} can be very simply written as V_{g5} minus V_{T5} .

Now, you have to adjust the value of V_{g7} and V_{g5} , so that we get the maximum swing limit that is possible. Now, V_{g7} should be maximize, so that the upper limit as large as possible, but what happens is if V_{g7} is increased beyond the certain value, the source of M_8 and M_7 will increase beyond the certain value that will push M_3 and M_4 into triode regions. What is the maximum value of V_{g7} , it is where this transistor M_4 and


transistor M 3 are on the verge of saturation, just about going into triode region and you need a V_{gs} across M 8.

So, the maximum value of V_{g7} is given by v_{DD} the supply voltage minus V_{Dsat3} which is the limit for these transistors going into triode region minus V_{sg7} which is also V_{sg8} at the current of $i_{naught\ 2}$. This is the maximum value, and we can set it to be equal to this maximum value using the i swing cascode biasing technique that we discussed in the previous lecture. In fact, you see that what we have there is a current mirror, and we can maximize the compliance of the current mirror by using the i swing biasing technique for the cascode.

Now, what about V_{g5} we would like to minimize V_{g5} , so that lower limit is as low as possible, if we go on lowering the V_{g5} what happens is the source of M 5 and M 6 will go on decreasing, and M 1 and M 2 can be pushed into the triode region. So, what is the minimum value of V_{g5} it is the minimum value of the source of M 5 and M 6 plus the V_{gs} of M 5 and M 6. Now, what is the minimum value of the source of M 5 and M 6 that is equal to v_{bias} minus V_T , the drain of M 1 can go below the gate, but not by more than $1 V_T$.

So, V_{g5} the minimum value of it is V_{bias} minus V_{T1} plus V_{gs5} at the current of $i_{naught\ 2}$. So, there are many variables here these bias voltages, but the output swing limit is dependent on the bias voltages V_{g7} and V_{g5} to optimize that we should maximize V_{g7} and minimize V_{g5} . The maximum value of V_{g7} is dependent on these transistor parameters, and minimum value of V_{g5} depends on these transistors as well as the value chosen for V_{bias} . So, just that we did in the last lecture we can maximize the swing limit by adjusting the bias voltages appropriately. Now, we also need to compute the limit on V_{bias} itself, now as usual as in the previous case V_{bias} when it becomes very small, the tail node will follow V_{bias} and eventually it will push M 0 into the triode region.

(Refer Side Time: 40:49)



So, V_{bias} has to be greater than the saturation voltage of M_0 at the current of i_0 plus V_{GS} of M_1 or M_2 which is $V_{T1} + V_{DSAT1}$ at the current of $i_0/2$, what happens if V_{bias} goes on increasing, the current in M_1 and M_2 are $i_0/2$. So, V_{GS} of M_5 and M_6 are fixed to some values, so the drain voltages of M_1 and M_2 are $V_{GS5} - V_{GS5}$. The gate of M_1 can go above the drain of M_1 , but not by more than one threshold voltage.

So, the upper limit will be $V_{GS5} - V_{GS5} + V_{T1}$ and V_{GS5} itself can be written as $V_{GS5} - V_{DSAT5}$ at the current of $i_0/2$ plus V_{T1} , the threshold voltages are equal that part will cancel and we will have $V_{GS5} - V_{DSAT5}$. So, you will have to arrange all these bias voltages, in fact, when you start designing circuit you will see that, from the basic schematic there will be a lot of addition for providing all these bias voltages.

So, that said about the telescopic cascode amplifier it performs by and large the same as the single stage amplifier with the differential pair loaded by current mirror. The predominant difference is in the DC gain, mainly this happens because, we are increasing the output resistance nothing else has changed that transconductance is same as in the differential pair. The output resistance can be an order of magnitude higher or even a little more, so the DC gain of this opamp is of the order of $g_m \times g_d$ square.

Now, the other things like noise and offset remain the same, the parasitic poles will be different in that as far as the frequency response is concern, it still behaves like an integrator, but there will be lot more parasitic poles. Simply because, we have lot more nodes in the circuit, and all these parasitic poles are non dominant poles of the order of g_m divided by the source of parasitic capacitance of these cascode transistors. And they will create some complicated poles and 0's, and the phase margin due to all of these things should be greater than the desired value.


Other thing we see is that slew rate is also exactly same as in the simple differential pair case, now one other difference is in the swing limit. We see that, we have two transistors between V_{DD} and the output, previously we had the single transistor M_4 , so this output voltage could go within $1 V_{Dsat}$ of V_{DD} . Now, even if we adjust V_{g7} to be it is optimum value, we need to have $1 V_{Dsat}$ across M_4 another V_{Dsat} across M_8 . So, where will be $2 V_{Dsat}$ away from V_{DD} .

Similarly V_{out} could be one thrasher voltage below V_{bias} , but now it can be one thrasher voltage below V_{g5} . And we know that V_{g5} has to be slightly higher than V_{bias} by one gate over voltage or saturation voltage, so both the upper limit and lower limit have changed, upper limit has reduced and the lower limit has increased. So, the swing limit has reduced compare to the simple single stage opamp, the gain is higher this was a purpose with which we made the telescopic cascode.

Noise, offset, unity gain frequency, slew rate are all similar there will be many more parasitic poles. And finally, the swing limit is smaller this is simply a consequence of stacking more transistors between the ground and power supply, a more transistors you stack the less room there will be for the signal to swing, this is a very common limitation, so that is what we had with the telescopic cascode.

Now, the way we came up with the telescopic cascode was to take the current from the differential pair, and put it through a common gate amplifier. So, that the output resistance looks much higher than what is originally was, we choose to use an n mos common gate amplifier with the n mos differential pair. But, there is no need to do this, we could de equally use a p mos common gate amplifier with the n mos differential pair and that gives us a different opamp topology.

(Refer Slide Time: 46:41)



So, that is what we are going to discuss here on let us say we use a p mos common gate amplifier or a p mos current buffer with the n mos differential pair, here is my differential pair same what I have had a long M_0 , M_1 and M_2 . Now, if I apply a differential voltage of V_d the current here will be $i_{naught\ by\ 2} + g_{m1} V_d / 2$ and in this case on in M_2 it will be $i_{naught\ by\ 2} - g_{m1} V_d / 2$. The $g_{m1} V_d / 2$ is the signal part of the current.

And that is what has go through the current buffer that is the signal that we want to deliver to the output, if that part goes through the current buffer it will become a much better signal current source of the same value. As I said I want to use a p mos common gate amplifier, I will bias the p mos common gate amplifier with some current source at the source node, let me just call this i_2 . And let me call this M_5 , now if I inject the current $g_{m1} V_d / 2$ the signal current in the drain of M_5 will be the same.

But, looking in here we have a much higher resistance, now to get the signal part of the current what I have to do is to have a current $i_{naught\ by\ 2}$ and, so that the biases subtracted. So, in this wire we will have only $g_{m1} V_d / 2$, so that is what I am going to have similarly I can do it for the other output, and I will connected to another common gate amplifier M_6 , which is bias at a fixed gate voltage of V_{g5} . So, looking in here I will have much higher output resistance, due to the common gate amplifiers, but the same incremental currents.

I will have an increment of $g_m \frac{1}{2} V_d$ flowing there, and I will have an increment of $g_m \frac{1}{2} V_d$ flowing that way. So, what should I do next I should mirror one side of the current to the other side, and I have to use cascode current mirror because, there is no point improving the output resistance of only the differential pair side, without improving the output resistance to the current mirror side. We have to improve both side because, they will contribute equally to the output conductance or output resistance.

So, what happens now, here I have shown only the incremental parts this incremental current $g_m \frac{1}{2} V_d$ will get mirrored into M_4 and M_8 in the same direction. The total current of course, will be downwards, but the incremental current here will be $g_m \frac{1}{2} V_d$. And if we have a load connected let me assume a voltage source load there will be a current $g_m \frac{1}{2} V_d$ flowing into that voltage source.

So, what I have now is a trans conductor which is also a cascode type of trans conductor, the only difference from the previous one to this one is that with an n mos differential pair I have used the p mos a cascode device or a p mos a common gate amplifier device. Now, because of this my current mirror has to change from being a p mos type to being an n mos type, but incrementally we can easily see that the operation is the same, the output current will be g_m one times V_d .

Now, this topology because, the current flows upwards in the n mos and then gets folded down by the p mos is known as the folded cascode opamp, we will analyze this in detail in the next lecture.

Thank you.