


Analog Integrated Circuit Design
Prof. Nagendra Krishnapura
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture No - 40
Fully Differential Single Stage Opamp

Hello everyone, and welcome to lecture 40 of analog integration circuit design. In the previous lecture, we look at the advantages of fully differential circuits, that is where every signal is carried and two wires. And the two wires carry equivalent opposite voltages with respect to ground. The main advantage is immunity to interference as well as that cause less interference. They are immune to both stray interference from other wires that may be passing, and also interference due to voltage drops on power supply and ground lines.

So, it like to make all the circuit that we already made fully differential, that is the opamp and the trans-conductor and so on, and that we look at in this class. Now, in the previous class we also saw how to analyze fully differential circuits, we can do that using common mode and differential mode half circuit. Now, as for as noise is concerned, if you take single noise source the circuit is not symmetric, but we can represent that as a combination of a common mode and differential noise voltages. The common mode noise is no effect and the differential noise will have some effect, and finally we found out that calculate the output noise of fully differential circuits. We can take the corresponding half circuit do its noise analyses as though that were the entire circuits and double the voltage noise spectral density.

(Refer Slide Time: 01:37)



Now, will quickly look at how to calculate offset in a fully differential circuits then move on to design fully differential opamps. Now, we saw that with, we have a fully differential circuit such as the differential pair loaded by the resistors. The differential noise voltage between these 2 nodes will have some spectral density S_{V_o} . Now, we take the half circuit and calculate its output noise voltage spectral density that may call it $S_{V_o, half}$. $S_{V_o, half}$ will be 2 times $S_{V_o, half}$. Now as I emphasize the noise current this register courses a certain output voltage here and there and similarly these register will cause some voltage here and there and so on.

But, the net result is that, you take the half circuit do to its on noise analysis and double the spectral density to get the output noise spectral density in a fully differential circuit's. Similarly, as for as the offset is concerned let us consider the offset here, the offset in presence of mismatches will be some dc voltage $V_{o,s}$ and here I am calculating it at the output it can be referred to the input by dividing by the gain. So, that is the output offset.

Now, can we calculate it that from the single ended equivalent circuit, it turns that we can first of all we simply insert the mismatch between transistor 1 and 2. That is the transistor corresponding to this single transistor in series with the gate of M1, if you have some current mismatch that can be inserted here ΔI_{D12} mismatch in the absolute current and that is equal to I_o by 2 times $\Delta \beta$. $\Delta \beta$ is the mismatch in current factor between these 2, there is no threshold voltage mismatch, the current mismatch in


the between 2 transistor would be simply the quiescent current times the change in data value. Similarly, the effect of any mismatch in the register can be also represented by an equivalent current source or a voltage source.

So, the mismatch current will be equal to the quiescent current flowing in the register, which is in this case $I_0/2$. Let me assume this current I_0 times the mismatch in the resistance. Now, what we will be given will be $\Delta\beta/\beta$ and $\Delta R/R$, and so on. For β and R and so on, its specify the relative mismatch from that we can calculate $\Delta\beta/\beta$ and $\Delta R/R$ and multiply that by $I_0/2$. Here and there to get the equivalent current sources.

Now, how can it be represented by an equivalent current, this comes from a simple application of substitution theorem or what is known as composition theorem. I will not go into the details, but the mismatch in every component can be their represented like this. So, finally, because all this voltages the small signal output voltage will be of some value. Let me call that V_{os} half it turns out that the variance of the output offset in the differential circuit exactly equals the variance of this output voltage we get in the half circuit. Now, in case of noise we get a factor of 2 in case of offset we do not get that, because this offset already represented the relative mismatch between to identical devices. It is assumed that this is $\Delta V_T/2$ represent the mismatch between M_1 and M_2 . Similarly, $\Delta I_D/2$ represents the mismatch between current factors of M_1 and M_2 .

Similarly these ΔR is not just the error in the value R compared to the nominal value, but the mismatch between if liable these R_1 , R_2 and R_{12} . So, because of this we do not get the factor of half and this is the way mismatch normally specified is the process people measure a large number of pairs of identical devices, and characterize the mismatch between them. So, what you have in the process data sheet is the mismatch between 2 nominally identical devices. So, again by simply doing the half circuit analyses, we can find out the offset voltages we consider the design of opamp in some detail. The opamp add differential input under single ended output, we needed the differential input to take the error between the desire and feedback signals, but the output goes single ended with respect to some ground. Now what we would like to this move on to fully differential opamps, because we already seen the advantages of fully differential signals.

(Refer Slide Time: 07:50)



This is the single ended opamp. This is the input voltage and that is the output voltage and in the small signal region, it is some dc gain times V_d . If V_d is the dc. What is the fully differential opamp. The input is the differential and the output is also differential in the differential voltage. Let me call it V_o and each of the individual voltages with respect to the ground would be some V_{ocm} plus let me call it V_{ocm} to denote its output common mode voltage minus V_o by 2, and this is V_{ocm} plus V_o by 2 and what is V_{ocm} is the common mode of the output. It is usually sum constant dc quantity and that will be an input to the opamp.


I will show it like this. So, you can specify the output common mode voltage of opamp the providing the corresponding voltage to the opamp, and this voltages will be internal to the opamp will say how this will be used and we designed the circuit at the transistor level. Now, how do we use this opamp for example, we make an inverting amplifier like this one $V_o = -\frac{R_2}{R_1} V_d$. Now, the fully differential version of this circuit would be the input is differential voltage here and the output differential output will be minus $\frac{R_2}{R_1}$ times V_d . I don't mention this earlier V_o in this will be A_o times V_d . If V_d is the dc and where it will a transfer function.

A transfer function of a opamp this is the fully differential version again you can easily analyze that by assuming that the input is the opamp are virtual shot, if the opamp behaves like an integrator are if it as very high gain than these 2 inputs will be at the

same voltage and the output will be minus R_2 by R_1 times V_i . And if you look at the individual voltage is let me assume that the output common mode voltage set to some voltages V_{ocm} , this will be V_{ocm} minus R_2 by R_1 , V_i by 2 and these other side will be the same thing except to the plus sign.

So, the output will be fully differential. So, this is how make fully differential circuit also please note that once you have a fully differential circuits this minus sign loses its significance. If i measure the output voltage with upper terminal being positive and the lower being negative i get minus R_2 by R_1 times V_i if i flip the notation of V_0 , i will get plus R_2 by R_1 times V_i . So, simply by flipping the wires i can get either positive or negative gains. So, that is actually is simplification in the realization of differential circuit's. There are many occasion, where when you make is single ended circuit you need to realize gain of minus 1, simply to invert the polarity of the signal what as in differential case you can invert the polarity of the signal by simply crossing the wires. Now, how do we come up with fully differential circuit's for any circuit with opamps, which as 1 of the input terminals of the opamp be ground, it is very easy.

(Refer Slide Time: 12:33)




Let me just show the inverting amplifier example again, but I will show impedances just to make it look more general. So, we have this now, let me copy over and draw the same thing upside down.

$Z_1 Z_2$ now, these are 2 single ended circuits if i have V_i by 2. I get V_i by 2, Z_2 by Z_1 the negative of that and if i minus V_i by 2. I get this voltage at the output on this 2 voltages are connected to ground. Now, you see that there is virtual shot between this 2 terminals and these two. So, effectively the voltage and that point are the same, if the opamp are ideal. So, what we do the fully differential opamp is to essentially lift these of the ground that is ignore this part and have only this parts of the circuit. That total input voltage will be the total difference voltage, here V_i and the total output voltage will be V_i times Z_2 by Z_1 .

And i will not always show this explicitly, but the output common mode voltage is set to V_{ocm} means that the 2 output voltages will be V_{ocm} plus V_i times Z_2 by Z_1 by 2 and V_{ocm} minus V_i times Z_2 by Z_1 divided by 2 . So, this is quite easy to do for any circuit, in which the opamp as 1 terminal to ground. The opamp does not have either terminals at ground. you cannot do this, but usually we can make all the circuit that we want with circuits of this type. So, we would not worry too much about.

(Refer Slide Time: 15:32)




So, we would not worry too much about that now, how did we make our single ended opamp with a certain unity gain frequency ω_u . we used a trans conductance are a voltage controlled current source G_m and pasted its output current through a capacitor C . Now, when we want to make a fully differential opamp the principle is the same, let us say the unity gain frequency is ω_u then the total output voltage will be ω_u

by s , V_d of s that is what we would like ideally the opamp is an integrator what we need in this case is a fully differential trans conductor and what is the meaning of that.

if i apply voltage V_d there is a terminal at which it draws a current G_m times V_d and there is a terminal wire it pushes out the current G_m times V_d by 2. And you pass each of these currents through capacitors C then the output voltage will be G_m by C times V_d of s and of course. The unity gain frequency of those opamp is G_m by C . So, first of all we need a fully differential trans conductance G_m and we need 2 capacitors and this is always the case. The physical structure, the schematic of a fully differential circuit will be symmetrical it has to be, we need two integrating capacitors C .

(Refer Slide Time: 17:54)



How do you realize the differential G_m . It turns out we can do it in a very similar way that we realized the single ended trans conductance, if you take a differential pair and apply a differential voltage to it, what we get are incremental current, which are equal and opposite. So, here we get total current of I_0 by 2 plus G_m V_d by 2 and here it is I_0 by 2 minus G_m , V_d by 2. Now, this is exactly the form that we require here except that there is also the bias current I_0 by 2. So, if we subtract is off the bias currents I_0 by 2 from these 2 arms what we will be drawn from here, and what will be pushed in out of that note will be G_m , V_d by 2. So, this is exactly circuit that we require, we need a differential pair and we need current sources I_0 by 2. So, what is the difficulty now, we


can try to implement this directly, but. So, let us say, I take 2 P mos transistors and bias them with a current mirror.

Let me assume, this transistor are all identical M3 and M 4 and bias them with I_{O2} , what will happen. It is a very easy to see, when I make the common mode half circuit of this that, i take this half of the circuit and fold it over the other half. Let me assume that is there is no signal at this point. Now, clearly you see that this is like having 2 current sources that are connected together nominally this current source equals I_0 that is the current in M3 and current in M4 put together, but in general it will be something else, I will call it I_{34} and if I_{34} is different from I_0 either this voltage will keep on rising and till M34 goes in try out region or it will keep on falling and till M12 and M0 going to try out region.

So, these you recall it looks like having 2 kind source I_{34} , I_0 like this. We know that with ideal current source, we cannot even make this connection and less I_{34} happens to be exactly equal to I_0 that is no way to guarantee that the total current from the upper transistors M3 and M4 equals the current from the lower transistor M0. So, if you do build this circuit, you will almost certainly find output very close to the Vdd rail, where the P mos transistors are in try out region are very close to ground rail, where then N mos transistor are in try out region. So, we cannot do this and we also know from biasing circuit that is where we bias the transistor that a given bias I_0 that we will never be able to set the 2 currents sources independently and have their values to be equal to each other.

Now, the only way to do it is by setting 1 of them using negative feedback for instance we can adjust the gate voltages of M3 and M4 such that there total current output equals the current of M0 and we have to do this with negative feedback. So, let us see how to that, what happens is if the total current in M3 and M4 is larger than current from M0 these voltages will keep on rising. Now if the total current is smaller this voltage will keep on falling. what I want is for the sum of this 2 voltages to be sum constant such that the all the transistor M1, M2,M3and M4 are in such saturation region.

(Refer Slide Time: 23:32)



So, let me call this $V_{o p}$ and $V_{o m}$ we cannot using this kind of biasing this has to come from feedback which is usually call the common mode feedback or CMFB. Now what should this feedback be based on we should based on the average value of $V_{o p}$ and $V_{o m}$. We do not want to react to $V_{o p}$ and $V_{o m}$ individually like that said we need an opamp and opamp output must be able to vary, which not that the opamp output voltage must be fixed then the opamp is completely useless, what we want is that the average of the 2 output voltages V equal to constant $V_{o c m}$. These 2 voltages have an average or common mode value equals $V_{o c m}$. So, what should I do in negative feedback as usual I have to compares the actual value with desired value and adjust the actual value and till it becomes equal to the desired value.

Now, here what is the actual value that is the output common mode voltage of the opamp. I need detect the output common mode voltage, lets me call this the common mode detector. So, it output voltage will be nothing but $V_{o p}$ plus $V_{o m}$ divided by 2 than I have to compare it with the desire output common mode voltage $V_{o c m}$ and feed it back to the gate M_3 and M_4 in the right direction means that the output common mode is too high, what should happen is that what; that means, is that the current in M_3 and M_4 are lower than the current from M_0 . So, than the current in M_3 and M_4 must decrease, similarly, if the output common mode voltages are very high; that means, that the current in M_3 and M_4 is more than the current from M_0 . So, the current in M_3 and M_4 must decrease. So, when the current in M_3 and M_4 decreases $V_{o m}$ and $V_{o p}$ will be pulled

down. Similarly, when this output voltages is too low, the current in M3 and M4 must increase. So, that the output voltages increase.

So, you will see that to decrease the value of currents in M 3 and M 4, we need to increase the output voltages. So, if the voltages very high, the common mode feedback voltage must be increased, if the output common mode very low, the common mode feedback voltage must all so be decreased. So, the polarity of the opamp used in the common mode feedback is V1 by this, we can also determine science by breaking the loop, and making sure that what comes negative and so on. Whatever I described is just that what in different words. So, this is the general common mode feedback circuit we need to have a common mode detector. So, that you detect the actual output common mode voltage, you compare it with the desire common mode voltage V_{ocm} and you control one of the current sources with it in fully differential circuit. You will always have scenarios.

Where, we have some current source coming from the top and something coming from the bottom and the two have to be made exactly equal the way to do that is to control one of them using negative feedback. Now we will see how to implement this negative feedback, there is wide variety of common mode detectors as well as ways to close the feedback loop. First of all, let us consider common mode detector, we want to take in V_{om} and V_{op} and obtain an output $V_{op} + V_{om}$ divided by 2. How can we this the simplest way of getting the coverage of 2 voltages is to use a resistive divider V_{op} and V_{om} . So, will get $V_{op} + V_{om}$ by 2, if this two registers are equal. So, that is potential candidates for the common mode detector.

So, let us use that here we will see what the implication of this is later, let me label these voltages V_{g34} and next thing is how to close the feedback loop. As I said the director common mode voltage $V_{op} + V_{om}$ by 2 is too high; that means, that the current M3 and M4 is too high and we have to go on increasing the value of V_{g34} .

So, that the current in M 3 and M4 goes on reducing and the output common voltage reaches the desired value. Similarly, if the detector common mode voltage is too low, they have to continuously reduce the value of V_{g34} . So, that the current M3 and M4 will increase and the output common mode voltages reaches the desired value and vice versa. Now, there are many ways of completing the loop, we can use an integrator or an opamp

between this point and that point. So, that we get the feedback action that I just described. But, the most simple realization of this is to observe that, if $V_{op} + V_{om}$ too high, V_{g34} also must increase that is it must go in the same direction as $V_{op} + V_{om}$ by 2. Similarly, the incremental gain required from this point to that point is positive. So, as you can see here, if this voltages detector common mode is too high, the common mode feedback also must be high. Similarly, if this is too low, the common mode feedback also must be low.

In the simplest way to arrange that is to connect to together. Now, if you recall, how you derived the direct connector transistor, where the transistor biased constant current we detect that current differential, the drain and feed it back to the gate, where many ways of feeding it back, but the simplest realization was tie the gate to the drain. Now, this is similar, but in this case it is not a single transistor we detect the common mode voltage of two transistor and connected directly to gate to the two transistor. Now, we can analyze what happens, first of all let us assume that there is no differential input that this voltage have to be equal to each other vice symmetric. So, no current flows through R and this voltage equals the output voltage $V_{op} + V_{om}$ by 2.

Now, when the feedback circuit is settled the current as to be I_0 by 2 and the current in this is also I_0 by 2, and also the gate voltages of these equals the voltages of drains of M3 and M4. So, the output voltages will be equal to $V_{dd} - V_{SG}$ of M3 or V_{SG} M4 at a current of I_0 by 2. It has to be equal to this is, if this voltages higher than that; that means, that the current here is too low and the voltage is V_{op} and V_{om} and pull down. If this voltage is lower than what I mention here then current in M3 and M4 is higher than I_0 by 2 and this voltage will be pulled up.

So, in this case the output common mode voltage will get stabilized to this particular value. Now, in this is nothing but the out common mode voltage V_{ocm} . In this particular circuit we dint provide a V_{ocm} from outside it is built into the constant of mos transistor. So, once you have the threshold voltage and the current factor and the current values you can calculate the output common mode voltage.

(Refer Slide Time: 33:46)


Handwritten equation for output CM voltage:

$$\text{output CM voltage} = \frac{V_{DD} - V_{SG3}}{1/2} = V_{OCM}$$

$$V_{DD} - V_{TP} - \sqrt{\frac{2 \cdot I_0}{\mu_p C_{ox} (W_3/L_3)}}$$

This is V_{OCM} . Now, we do not have freedom in setting the V_{OCM} arbitrarily it depends on the threshold voltage and the parameters of most, because V_{SG3} is nothing but the threshold voltage of the p mos transistors minus square root of 2 times I_0 divided by $\mu_p C_{ox}$ of w_3 by L_3 . Now, by choosing that dimensional of transistor, you can play around a little bit with the output common mode voltage, but you do not have too much freedom to do so, but in many cases this circuit works perfectly well.

(Refer Side Time: 34:50)



Now, what happens if you applied a differential input. Let us, I have plus V_d by 2 and minus V_d by 2 here, what happens in that case is that there will be an incremental voltage $V_o p$ and an equivalent opposite incremental voltage in $V_o m$. Now, because the voltage at this node is the average the 2 voltages and the increments are equal and opposite the voltage V_{g34} does not change at all, if you have a fully differential input. So, what it means that M3 and M4 will continued is apply the same current as before and the differential current.


The extra current that is drawn from M1 and the extra negative current that is drawn from M2 will flow through R. So, there will be a current $g_m V_d$ in that direction. So, the upper transistor M3 and M4 behave like constant current sources and because of negative feedback there some is adjusted to be exactly equal to the value of the tile current source I_0 . And we need the negative feedback, because there will be no other way to adjust their values to be exactly equal to the tile current source.

So, a fully differential opamp needs common mode feedback and another way to think about it is that we really have two output voltage in a fully differential opamp the positive and negative output voltage and we need to feedback loop to fix the individual voltages. Now as usual it is better to think of differential and common mode voltages instead of individual voltages because what we desire is that differential voltage and what we want to suppress or we want to volt constant is the common mode voltage.

So, this kind of an opamp any, which why you think about it needs to independent feedback loops, now we do not think of it as a to independent feedback loops controlling each output voltage, we think of it is one feedback loop controlling the differential output voltage this is the feedback loop that controls the functionality. So if you look at this particular circuit in the single ended case the feedback loop found by the impedance is z_1 and z_2 control the output voltage. Similarly, here the feedback loop found by z_1 and z_2 control the differential output voltage.

Now, we need another feedback loop and that feedback loop operates only on the common mode output, and it helps at the common mode output voltage. Now, what is the effect of the common mode feedback on the differential circuit, we added some components here and we have to investigate what it is effect is, let me redraw this circuit.

(Refer Slide Time: 37:57)



This is my fully differential of opamp or the simplest realization of the fully differential opamp and the differential half circuit is given by only one half of it by grounding all the nodes along the line of symmetry. This is the differential half circuit and the common mode half circuit is obtained by folding the two half together, which gives me M_3 and R by 2 and M_1 and M_0 and here, we just have V_{bias} . This is the small signal ground that is V_{dd} . Now, first of all in the differential of circuit what we wanted was only this M_1 , which is the trans conductance and M_3 , which is the load conductance or the load current source. Now, we see that we also have an extra element, which is R what is the effect of that it is very easy to see the R here, appears in parallel with the g_{d1} of M_3 and g_{d1} of M_1 .

So, the voltage gain from this point to that point will be the g_m of transistor M_1 divided by $g_{d1} + g_{d3} + g_{cm}$, just to make it explicit that we put it there for common mode feedback, let me rename that R_{cm} and the reciprocal of that is G_{cm} , and you can see that this G_{cm} reduces the d c gain of the opamp.

Normally, viewed have got g_{m1} by $g_{d1} + g_{d3}$ normally which by the way is exactly the same gain that we get for a single ended single stage opamp. Now, one thing, you also notice is that the analysis of dc gain in this case, the fully differential opamp is a lot easier than what we had to do for the single ended opamp. This is because the half


circuit concept makes it very simple to analyze, we have only two transistors here with the resistor and by inspection we can write down the expression for the gain.

Now, this common mode deducing resistor R_{cm} used the common mode detector, hence up reducing the gain. So, you have to use as high a value as possible you have to make this to be as high as possible and just for completeness let us also look at the common mode half circuit shown on the right side. Now, you see that this M_3 is directly connected with a resistance $R_{cm}/2$ in the feedback loop, because the gates do not carry any dc it makes no difference at all to the dc picture.

So, this makes the connection of this type of common mode feedback circuitry to diode connection very explicit. Now, in this case in the common mode picture you see that you have a current source I_0 , which is pumping the current into a diode connected transistor M_4 . So, the current in the M_4 will be set to a value equal to I_0 , it's quite obvious. If you did not have this feedback loop, the current in M_4 could be different from I_0 and this voltage would either rise or fall. But now, it will be set to a value equal to V_{DD} minus V_{SD} of M_4 . Now, this brings us to another way of thinking about common mode feedback circuit. I just now, said that we need to stabilize the output common mode voltage as well


Now, this is like having to stabilize two output voltages quite instead of stabilizing the two output voltage separately. We stabilize the differential output using the differential feedback loop, which determines the function of the circuit, and we set the output common mode voltage to a constant value using the common mode feedback circuit.

(Refer Slide Time: 43:35)



Now, another way to think of the common mode feedback circuit is as follows first of all, when we had only a differential pair with the resistive load. Now, what happens is that the output common mode voltage gets set to V_{DD} minus $I_0 R$ by 2. Where this is the current I_0 now, there is no problem at all setting the output common mode voltage. It gets set to be V_{DD} minus $I_0 R$ by 2. Whereas, if you replace the resistance by current sources is some wires here, will not be able to tell what the output common mode voltage is, what is a voltage here will not be able to tell, because small differences in the current in the upper transistor and the current in the lower transistor I_0 will cause this voltages to go up or down severely. This is because as long as the load resistance is rather small the output common mode voltage will be set very accurately whereas, if the impedance of the load becomes very high as in a current source there is a lot of uncertainty, because the small difference in current going into a large impedance can give you a large change in the output voltage.

(Refer Slide Time: 45:28)



So, in a way what the common mode feedback circuit is doing is as shown in the figure on the right, it basically presents a small impedance in the common mode. In the common mode, the transistor M_3 is diode connected whereas, in the differential mode you see that the gate of M_3 is grounded. So, there is no feedback at all in the differential mode around M_3 . So, the goal of the common mode feedback circuitry can also be thought of as providing a load resistance, which is very low for a common mode and very high for differential mode ideally the common mode feedback circuit should not affect the differential mode circuit at all, but in reality it does to some extent as we see here, it presents the load resistance R .

In the next lecture, what will do is look at different kinds of common mode feedback detectors and look at some choices, which will not affect the differential picture and consequently will not affect the differential gain. In summary, we need to have an extra feedback loop in fully differential circuits that is to stabilize the output common mode voltage.

Now, in order to do this we need to be able to deduct the output common mode voltage and feed it back to some current source in general in any high gain circuit. There is a current source on the bottom driven by the signal perhaps, and there is a current source on the top by perhaps providing a constant current, this is invariably the case you go back to any of the opamp.

Circuits we have studied. So, far you will find that this is the case now; a need for the current source is obvious they give you a very high incremental output resistance and consequently will give you very high gain. Now, very high gain also implies that output voltage is very sensitive to small changes in current that is the definition of the gain. In fact So, if you do not match the upper and lower current sources accurately the output common mode voltage will not be stabilized accurately. So, you have to stabilize one of the current sources using negative feedback.

We cannot have two current sources in open loop one on top of another to do this we detect the common mode voltage compare it to the desired common mode voltage, and feed it back to the common mode current source. The simplest realization we did not do the comparison explicitly, we simply feed it back directly. So, the output common mode voltage will not be something that we set, but it is related to the properties of the transistor, but none the less that is how common mode feedback in general words.

Now, the common mode feedback circuit provides a very low impedance in common mode and very high impedance in differential mode. In the differential mode there should be no feedback at all if the common mode feedback circuit is designed properly. In our case the common mode feedback circuitry is affecting the differential picture because the common mode detector is made using resistors. In the next lecture will see how to make common mode detector which will not affect differential picture.

Thank you.