


Analog Integrated Circuit Design
Prof. Nagendra Krishnapura
Department of Electrical Engineering
Indian Institute of Technology, Madras

Lecture - 52
Phase Locked Loop

Hello and welcome to lecture 52 of Analog Integrated Circuit Design. We have looked at the transfer function in phase lock loop in some detail, we saw how the phase noise of V_C on the reference appear at the output and we also saw, how random noise from charge and loop filter appear at the output. So, we can now figure out what the overall phase noise of the phase lock loop looks like. It of course is dependent on the exact parameters used in a particular implementation, but we can say something about the general nature, that you will see in all phase lock loops. So, after discussing that, we go on to some implementation of oscillators.

(Refer Slide Time: 00:53)



The phase noise of the reference oscillator will have $1/f^2$ frequency dependence that is, minus 20 dB per decade if you plotted versus frequency. And if you plot the magnitude of the transfer function from the phase of the reference signal to the phase of the output signal, that could be a low pass function, which would look somewhat like that. And the exact shape depends on the parameter chosen, but we expect

that it will have some minus 20 dB per decade region then, minus 40 and then, even more if you have higher slopes.


And this point has a gain of N , now of course all of this are plotted on log scales, so the contribution of the reference phase noise to the output will be N times higher at low frequencies and there could be some peaking as well. And then, after that, it quickly drops out, so this is the output phase noise due to the references. Now, if you look at the V_c of phase noise, that will also have a minus 20 dB per decade dependence, but usually the V_c of phase noise is much much higher that is, much worse than the reference phase noise.

It is very common to use a crystal oscillator for a reference and that has the very high quality factor and therefore, a very low phase noise, whereas the V_c o will have a higher phase noise. One of the application were PLL, is to clean up the V_c o's phase noise and the transfer function between the V_c o of phase noise and the output, the magnitude would be something like this, it will be 0 dB and within the band width, it will rise at plus 40 dB per decade.

So, when the V_c o's phase noise is multiplied by the magnitude squared of this transfer functions what we get is, something of this sort. Beyond the bandwidth of the PLL, it follows the V_c o of phase noise and below that, it drops of at minus 20 dB per decade as it approaches low frequencies. So, this stuff now is ϕ out or $S\phi$ out due to the V_c o, if you put these two together, it is common to see something of this sort.

And the overall phase noise would be dominated by the reference at low frequencies and by the V_c out high frequencies and it dependents on the charge from point the loop filter, they could also be contributing somewhere in this region. For instance, the loop filters noise could do that in which case, the overall phase noise would follow that as well. So, this is the phase noise of the PLL and it is dominated by the V_c o in this region, the reference in the region and it could be dominated by the charge pump and the loop filter in the intermediate region.


(Refer Slide Time: 05:32)



So, if you plug in any signal generator, which uses a PLL into a spectrum analyzer, it is very common to see a sharp peak corresponding to the periodic signal and phase noise, side bands like this were, here it is dominated by the V c o. And here it is dominated by the reference and of course, on the upper and lower side, you will have exactly the same things replicate. This by the way, is the spectrum of the voltage or current, which has this as the phase.

So, when you have an opportunity to play around with this signals generator and as a spectrum analyzer, you can plug it into the spectrum analyzer and set it to the approximate bandwidth so that, you can see the picture like this. Now, what we will do next is to see, how the voltage control oscillator can be realized. We have looked already at, how to realize the charge pump and the phase detector and the realization of the frequency divider will not going into the detail here, but it is a digital counter and there are many ways of making that. Our first we will look at, how to make the V c o, there are few different ways. We will only touch upon some representative topologies and also say something about, how their phase noise would be.


(Refer Slide Time: 07:18)



Now, there are two types voltage controlled oscillator, one which use a passive inductors and a capacitor as the resonator and these are known as L C oscillators. And there is number of varieties, one we chooses the crossed coupled pair, this one I will discuss in some detail and the others more traditional varieties like the Colpitts and Hartley oscillators. It turns out that, in CMOS technology, the cross couple pair oscillator is the most popular, so that is the only one that will discuss here.

And then, there are ring oscillators, which do not have passive inductor, but which use a number of amplifier stages to realize the delay line. And in this, there are numbers of varieties, the CMOS inverter, ring oscillator, the stuff that is most the commonly known and there are some variants like a current starved ring oscillator and also the CML differential ring oscillator.

(Refer Slide Time: 09:13)



First coming to the cross coupled L C oscillator, the principle of all L C oscillators is the same, you connect an L and C in parallel. And if the inductor and capacitor were completely loss less and if you have an initial condition on say the capacitor voltage then, you will see a sinusoidal oscillation at a frequency $\frac{1}{2\pi\sqrt{LC}}$. And this will be sustained indefinitely across the capacitor, because no energy is loss from the system.

Of course, no real inductor or capacitor is loss less, so there inductor will have some loss, because of a series resistor and many other factors, similarly the capacitor will have some losses. So, if you do a set up an L C in parallel and establish initial condition of the capacitor, eventually it will die down. So, the principle of a L C oscillators is to in one way or the other, connect the negative resistance across the L C bank so that, the loss which is represented by some positive resistance is cancelled by the negative resistance that you connect outside.

Of course, the negative resistance is negative resistance only in the increment sense and it is made using transistors. Now, first a quick word about representing the loss of inductors and capacitors, typically the inductor will have some loss because of the resistor of the wire itself. You know that, inductor is made using wire, which is wound around and there will be some serious resistance R_s and because of that, there is some loss.


Now, if you look at the impedance of this between these two terminals, it will be R_s plus $j\omega L$. And if you look at the admittance, it is 1 over R_s plus $j\omega L$, which can be written as R_s minus $j\omega L$ by R_s^2 plus $\omega^2 L^2$. So, it is a combination of two elements in a parallel, which have some complex impedance. Now, the quality factor of this, which is the imaginary part of the impedance divided by the real part of the impedance is nothing but, ωL by R_s .

And you know that, the quality factor is related to, if you apply a sinusoidal across this, peak energy stored in the inductor to amount of energy lost in every cycle, it is related to that one. So, as R_s becomes smaller and smaller, this approaches an ideal inductor and quality factor will be infinity. Assuming that the quality factor is sufficiently large, much larger than 1, this basically means, ωL is much more than R_s . This admittance can be approximated by R_s by $\omega^2 L^2$ minus j over ωL .

In both cases, I have neglected the term containing R_s in the denominator, when I compare it with ωL . And what is this, this is the combination of a resistance and a negative susceptance or basically inductance in parallel. You can write this as 1 over R_p minus j over ωL or plus 1 over $j\omega L$. So, exactly the same thing can be represented as L in parallel with R_p and what is the value of R_p , this is $\omega^2 L^2$ by R_s .

So, it is dependent on frequency, but were you are interested in only a single frequency or a narrow band frequency, this can be replaced by that particular frequency ω_0 . It is only in that situation that, this kind of representation and interchange between the series and parallel is useful, otherwise the resistance becomes dependent on frequency. But, let say an oscillator, you are interested in just a single frequency that is, the frequency oscillation and some narrow range around it. So, you can evaluate this quality factor at the desired frequency and the parallel resistance will be square of the quality factor times the series resistance, which is basically given by Q^2 times R_s .

(Refer Slide Time: 14:10)




So, in general, both the capacitor and the inductor can be represented with, either a series resistance or a parallel resistance that is, loss in the capacitor can be represent with, either a series or a parallel resistance. And the relationship between the two is given by the square of the quality factor that is, R_p is Q square times R_s . And this makes sense, because in the series combination if you set R_s is equal to 0, this becomes an ideal inductor and in the parallel combination, if you set R_p equal to infinity, it becomes an ideal inductor.

So, the quality factor of this is given by ωL by R_s , the quality factor in terms o R_p would be given by R_p by ωL . Similarly, quality factor here is given by 1 over $\omega C R_s$ and here it is given by R_p by R_p times ωC . So, in all cases, you should look for the extreme case, where Q equals infinity that means, an ideal element. If Q is infinity, this will go away, similarly if Q is infinity that will go away and so on and in all cases, the series and parallel resistances are related by this.

The reason that I mention this is, there are many sources of loss, both the inductor and capacitor will be lossy. What we will do is, we are simple lump all them into single parallel resistance across the parallel $L C$ network. So, I could have L with some losses and C with some losses, I will represent the loss of both L and C with respective parallel resistances and combine them into a single parallel resistance R , this represents loss of L

and C. Now, clearly if you set up an initial voltage across the capacitor, it will die down and it will this sustain for some cycles and it eventually die down.

(Refer Slide Time: 16:48)




So, what we do, I will call this $1/R$ is the positive conductance G_P and if I connect the negative conduct minus G_N then, if G_N equals G_P , I will have only L and C in parallel that is, a loss less LC. So, what happens in this case, if G_N is smaller than G_P then, the net conductance will be still positive, so it is still lossy and oscillation die out. And if G_N exactly equals G_P , it is loss less and you will have sustained oscillation at a constant amplitude.

And if G_N is greater than G_P , it is actually regenerative and you will have oscillation with increasing amplitude. Now, if the circuit were exactly linear that is, both LC and R and also the negative resistance are all linear then, if you make a G_N greater than G_P , what happens is, you will have exponentially increasing amplitude of the oscillation across the capacitor. But, of course in reality, the negative conductance G_N is realized using an active circuit, which will have it is swing limits.

So, the amplitude will increase lesser from very small values and then finally, reach the swing limits and reach steady state. And there will be oscillations of some fixed amplitude, that depends on the swings limits of the amplifier and the particular details of the amplifier. Now, what happens is, although G_N equals G_P will give rise to

oscillations of a constant amplitude, in practice the oscillator are designed with G_N greater than G_P .


(Refer Slide Time: 19:40)



Now, how do we realize the negative resistance, essentially one easy way of realizing it is, using a trans conductance in positive feedback. If the trans conductance value g_m , this will be minus g_m , now what should the value of g_m be, g_m is usually designed to be sufficiently greater than G_P , which is 1 over R . This is because, this g_m is evaluated at the certain operating point and as you have oscillations, as you go away from that operating point, the value of g_m tends to reduce.

So, we would like to have a sufficiently large g_m so that, oscillations will start and will attain a certain amplitude and it also for reliable start up. We know that, first of all, the value of R is not known exactly and this value of g_m also varies with process and temperature and so on. With all those variations, the circuits should behave like an oscillator that is, if you set it up with an operating point and apply a small disturbance, you should have growing oscillations. So, typically you make the negative conductance, maybe let say twice or something like that compare to the positive conductance, to have a reliable start up. And so that, the oscillation reaches the saturation value of the amplifier, in this case the trans conductor.

(Refer Slide Time: 21:58)



This can be realized using a differential pair, there are many options, but I will draw L C and R like this and I need to use a differential pair M 1 M 2, which is connected in positive feedback. And the drains of these have to be biased at some high voltage so that, they remain in saturation and that is most conveniently done by using a center tap inductor and connecting this to V D D. So, because of this, now the operating point here and there will be both V D D and very frequently, the topology is drawn with the transistors facing the other way.

So, this is the cross coupled pair and this is the lossy L C tank and we have a certain tail current I_{naught} . So, if you assume that, let say somehow it starts of with the slight asymmetry with this voltage being slightly higher than that one. What happens is, you have this voltage is higher, so the in current M 2 will be higher than the current in M 1, so that will pull these node further lower. So, the current in this will be further lower and so on, so there is positive feedback and the oscillation will start.


Another way to evaluate it is, assume that the circuit is at operating point that is, both the drains are exactly at V D D. In that case, you evaluate the small signals equivalent circuits, what you will see is exactly what we had earlier, a parallel combination of L C, a positive conductance and the negative conductance that exceeds the positive conductance. Now, if there is the small disturbance, you will see that, the natural response of the such a circuits is exponentially increasing sinusoid.

So, the sinusoid will eventually increase and reach the swing limits of the amplifier, now what will be the amplitude of the signal that we get from an oscillator like this, that can be evaluated very easy by making some assumptions. Now, we will first see that, this is the differential pair M_1 M_2 and if the differential voltage sufficiently large, so let say, if the differential voltage in this directions V_d is sufficiently large, all of this I_{naught} will go through M_1 and nothing will go through M_2 .

And similarly, if V_d is sufficiently large in negative, all of the current will go through M_2 and nothing will go through M_1 . Now, this V_d is nothing but, the voltage across the capacitor, the voltage across the design in tank. We will assume that, the amplitude of this is so large that, if V_d is positive, it is large enough to divert all the current I_{naught} through M_1 and if V_d is negative, all of the current is diverted through M_2 . We will also assume that, the quality factor of this is very high that means that, you know what the impedance of parallel $L C$ tank looks like.

It has a peak at the resonant frequency, which is 1 over square root $L C$ and the peak value will be nothing but, R . So, what it mean is, if you inject currents at different frequencies then, you will have the maximum amplitude of the voltage at the resonance frequency. So, we will take this to the extreme and say that, across this $L C$ tank, there will be only a sinusoid at the resonant frequency, no other frequencies will be present to the significant extent. That is, we know that, if the quality factor is larger, this becomes shaper and shaper. We will assume that, the voltages across this is a perfect sinusoid of this frequency. In reality, there will be harmonics, but we can ignore this strength of those harmonics if the quality factor is sufficiently high.

(Refer Slide Time: 26:45)



Now, with these assumptions, let me plot V_d , which is the difference voltage like that and let say, that is a sinusoid at the resonance frequency. That is because, this high quality factor LC tank will not allow any other waveform to exist across it and this is the oscillation that we would expect from a loss less LC tank. Now, what happens to the currents, let me call the drain current of M1 as I_1 and drain current of M2 as I_2 . The drain current of M1, like I said when V_d is very small, actually the drain current of I_1 would be proportional to V_d and so on.

But, we will assume that, it simply very quickly reaches I_{naught} and then, falls back to 0. If V_d is positive, I_1 will reach I_{naught} and if V_d is negative, it will be 0, in reality it will be a little smother than this, but this is the reasonable enough assumption for calculating the amplifier. And similarly, the current I_2 will do the opposite, it will be complimentary to this. So, with this simplifying assumption, it becomes very easy to calculate the amplitude of the oscillation across this LC tank. That is because, now all we have is passive LCR network driven by this current pulses.

So, this entire thing here at the bottom can be replaced with this blue current like that and the red current like that. The blue and red wave forms are given here and how do we calculate the amplitude, again a very convenient way is to split LC and R into two parts, L by 2, L by 2, 2C, 2C and R by 2, R by 2 and ground the central points, this is V_{DD} , which is same as small signals grounds. Now, this is the reasonable thing provided that,

the waveform here and the waveform there are anti symmetric and that turns out to be the case in this particular circuit, so you can analyze this.

Now, the advantage of this is that, we have two separate circuits, this blue current source driving left side of the circuit and the red current source driving the right side of the circuit. And you see that, the parallel L C R tanks on each side have the same resonance frequency and same quality factor as the original L C R circuit, it is just that the impedance level is scaled down by half. So now, how do we calculate the amplitudes, this is the square wave, I_{naught} is the square wave and across the L C tank, we will assume that, we will have a sine wave.

That is because, the square wave will have the fundamental sinusoid and its harmonics, but the quality factor of the tank is high enough, that you only have the fundamental and nothing of the harmonics. So, the voltage across this V_1 , even it would be a sinusoid in phase with the square wave current that is injected into it, because at the fundamental frequency, these two reactants cancel each other and we have only a resistance and it offers no phase shift.

And how much is that current, that current is nothing but, the fundamental component of the square wave and the peak value of that is given by $2 I_{naught} \text{ by } \pi$. The peak to peak value of the square wave current is I_{naught} and the peak to peak value of the sine wave current will be $4 \text{ by } \pi$ times that. You can remember the results on Fourier series that you would have studied earlier, similarly on the other side, this I_{naught} which is the square wave, will cause a voltage across this, which is a sinusoid.

That is because, again this I_{naught} will have the square wave fundamental and its harmonics and all the harmonics are sorted out by the capacitor. And we will have only the sinusoid across this resistor V_2 and what will V_2 look like, V_2 will be another sine wave, which is in phase with the red square wave. So, this is V_2 and that is V_1 and the total voltage across the tank is V_1 minus V_2 and that will be simply a sinusoid of twice the amplitude.


V_2 will also have the same amplitude, the current in this will have the amplitude $2 I_{naught} \text{ by } \pi$, amplitude of V_1 will be the fundamental components of the current, which is flowing through the resistor times the value of the resistor, which is $2 I_{naught} \text{ by } \pi$ times $R \text{ by } 2$. And V_2 will have exactly the same amplitude, $2 I_{naught} \text{ by } \pi$ times $R \text{ by } 2$.

2 and $V_1 - V_2$ will have an amplitude $2 I_{tail} R$ divided by π . So, what happens is, on each side, we will have a sinusoid, the two sinusoids will be out of phase of each other, 180 degree out of phase of each other.

And the amplitude of that will be $I_{tail} R$ by π and the amplitude of this also will be $I_{tail} R$ by π . And the differential output will have a peak value of $2 I_{tail} R$ by π , where I_{tail} is the tail current and R is the equivalent parallel resistance that represents the loss of the entire LC tank. When reality, because the way forms smoother, it may be slightly less than this, but this is the close enough approximation, when the quality factor of the LC tank circuit is very high or sometimes it is common to give the peak to peak value.

So, this is how the cross coupled LC oscillator works and it gives some amplitude, so based on the LC that you have, you calculate the loss R. And based on the amplitude that you want, you choose the tail current I_{tail} and based on the gm that you need to have, which has to be larger than the positive conductance, you choose the sizes of the transistors.

(Refer Slide Time: 35:29)



So, you choose a certain value of L and C for the desired frequency, now given the frequency, only the product of LC is constrained. You can choose different values of L and C, f_{naught} will be 1 over 2π square root LC, so it only influence the product. But, how do you choose the value of L and C separately, choose it based on the quality factor,


area and so on. So, if you try to realize a very large L , you run into difficulties, you may not be able to realize with a high quality factor.

And also what we have not discussed is that, every inductor comes with its own capacitance, the self capacitance, the parasitic capacitance between different parts of the inductor and that will limit the frequency, at which the inductor can be used. So, if you go to higher frequencies, you can only use a smaller inductor. And also if you use a larger inductor, you end up using a larger area. In fact, inductors are some of the biggest components on an integrated circuit.

So, based on that you have to choose it, again if you choose a very small inductor, you may again run into difficulties with quality factors and so on. So, based on the process that you have and the varieties of inductor available, you choose something that gives you high enough quality factor and based on that, you can choose the capacitance value. And the amplitude is $4 I_{\text{naught}} R / \pi$, volts peak to peak and this will give you roughly the value of I_{naught} that you should use.

And finally, the values of g_m must be greater than G_P , sufficiently greater than G_P for reliable start of and this gives you the size of transistor that you must use. Now, so far what you have is an oscillator, it is not yet a voltage oscillator, it just fixed frequency oscillator. Now, a very common way of varying the frequency of an LC oscillator is to vary the C . Of course, the frequency depends on L and C , you have to vary one of them, but it turns out varying L is too difficult and you have to vary the value of the capacitance C . And there are these devices which are varactor devices, which are either reverse bias diodes or MOS transistors, which realize a variable capacitance depending on some voltage.

(Refer Slide Time: 38:46)




So, using those things, you will be able to make a variable capacitor, so if you connect the variable capacitor then, the oscillation frequency becomes variable with the capacitance value. You may have a fixed capacitance here, a portion of the capacitance which is fixed and you will have some portion that is variable. And for symmetry, you would always be connected like this, you will have this R , which is not something that you connect, but simply represent the loss of all of the components you have and you have the cross-coupled pair.

And we know that, the operating point here will be V_{DD} and V_{DD} , because of the inductor, so you connect this to some control voltage. So, across these capacitors, you will have V_{DD} minus V_c and it is a capacitance is a function of the dc voltage across it, you can vary the capacitance value. So, these variable capacitors basically known as varactors and they can be realized using reverse biased PN junctions. You know that, the reverse biased PN junction has a junction capacitance and it varies with the reverse biased voltage.

The larger the reverse biased, the smaller the capacitance, that is because the depletion region with goes on increasing and you have a smaller capacitance. And you can also realize it using MOS transistor and a MOS transistor, it has a $C-V$ curve, we want go into details of the this C versus V curve, which does something of that sort. This is inversion, this is accumulation and in this, you will have region where C is varying.

So, by using a MOS transistor in the appropriate region, you will be able to realize the variable capacitor, which basically behaves in a similar way to the P N junction capacitor, except that with the small voltages that we have now. A MOS accumulation capacitor is a better choice than a P N junction for realizing a Varactor. Now, again we would not go into details of this, there are many variants of this one, in particular we could use a MOS transistor as it is that is, N MOS transistor or a P MOS transistor in n well. It turns out that, if you try to make an N MOS like structure inside an N well, that gives you the best choice for making varactors. So, most frequently these days, varactors have been done by using N MOS transistor, it is not really a transistor, basically N MOS structure in an n well.

(Refer Slide Time: 42:08)



This is one of the terminals and this part is the other terminal and this part also has a large capacitance due to the capacitance between the n well and the P substrate. So, you try to connect these two voltages, which does not have any signal on it that is, if this node should be connected to be C in the oscillator that we have. We have high frequency signals here and in this V_c is DC voltage, so you connect these two parts that have the DC voltage.


Now, there are many optimizations here in the layout and so on, you can consult the literature for all of those things. We will very quickly go through other variants of the same oscillator, first of all there is the question of, whether to use P MOS or N MOS. We

have not discuss the phase noise of this oscillator at all, the phase noise of this comes from the current noise of the differential pair as well as the current noise of the tail current source.

Now, the differential pair contributes noise that is, very obvious, because it simply is driving the L C tank. The effect of tail current noise in the output is the very complicated, again you can consult the literature for it. Now, while optimizing this, people are come up with different topologies, which work well. But finally, you had to go to the simulator, simulate the phase noise and make sure that, it means all your requirements.

Now, first of all you can choose either an N MOS or P MOS transistor for the oscillator, as the trade of is as usual. N MOS will give you higher g_m for the given current, whereas P MOS, it will be lower. And also the N MOS transistor will usually tend to have higher flicker noise, whereas P MOS has a lower flicker noise. These are some of the aspects that you have to consider before choosing N MOS or P MOS L C oscillator.

(Refer Slide Time 44:14)




If you look at other variants, so one possibility is to use a current source on top, instead and have a cross coupled pair of common source amplifier and another possibility would be to have both N MOS and P MOS switching. We have P MOS cross coupled pair on top and the L C part of it, as usual I am showing R, because it represent loss, not that we connect the resistance there, I naught. So, here we have P MOS transistor in addition to

the N MOS stuff, this adds to the negative conductance and can give you a better performance as well, that is another possibility.

And sometimes these currents are removed entirely, now that is not a very good idea, because then the circuits becomes sensitive to the power supply. So, that is not the good idea, but sometimes you can remove the current source and operate it with a voltage regulator. So, that is the endless variety and you can consult many references in the literature for variants of V c os.

(Refer Slide Time: 46:44)




We have looked at L C oscillators, now we will look at ring oscillator which are another popular choice for oscillators on integrated circuits. Ring oscillator very simple, it is just an oscillator made with a chain of inverters, which acts as a delay line and if you have single headed inverter, you choose an odd number of inverters so that, you have the negative polarity. And then, you connected up so that, it is in negative feedback for d c and it oscillates and the oscillation period is 2 times N times t d, where t d is delay of each inverter.

So, this is a very simple thing, all that happens is that, if you apply pulse here, this should be inverted, but it will comes after some delay and this will rise after further more delay and so on. So, this gives you a sustained oscillation, now you need at least three inverters, if you have a fully differential structure, you could try to make it with two inverters, but sometimes it may not oscillate. Now, again our goal here is not to do

analysis of these inverters and their oscillations and so on. So, that can be done and you can refer to literature for that one, here I only show you the couple of variants of the ring oscillator.

(Refer Slide Time: 48:34)




First is the standard inverter ring oscillator and this is simply a chain of a CMOS inverters in a ring. So, you connected up like that, you need odd number of stages as shown 3, but you could have lot more. And you basically choose the size of these transistor such that, you get the desired frequency of oscillation. If you make the transistor are shorter and shorter, the oscillation frequency increases, this is because the capacitance here decreases and the current driving increases, so that makes it faster.

But, also the phase noise also tends to increase with reducing L, this is because the flicker noise becomes more and more important as the L becomes smaller and smaller, so that is all that is there to it. And how do we control the frequency of this, in fact in this, there is only one control, which is the supply voltage itself and you can control the frequency of this using the supply voltage. In fact, the frequency of the ring oscillator is very very sensitive to the supply voltage, so you can cover a very wide frequency range by varying the supply of the ring oscillator.

So, the way this is usually used is by using a voltage regulator, which is controlled so that, you can control this voltage and control the frequency. And if you use large number of stages or even with three stages, the waveform here will be some square wave forms

that goes all the way from 0 to V_{DD} . So, this is the nice way of generating this square waves, whose frequency can be varied by varying the V_{DD} . Now, one of the problems with this is that, it is extremely sensitive to the supply.

(Refer Slide Time: 51:20)



Now, to improve that, one of the variants of ring regulator is what is known as a current starved oscillator. The way this is made is the exactly same way as the inverter base ring oscillators except that, you try to regulate the charging and discharging currents. Now, this is the cell that is used in a current starring ring oscillator, where this is biased with the current mirror. So, let me call this some I_{naught} and this will also be biased with I_{naught} .


Now, compare these two, just the inverters, what happen is, you have some parastic capacitance of the output and if the input is tried to V_{DD} . Let say this is high, what happens is, the P MOS transistor is off and the N MOS transistor is on and the current here depends very strongly on the high level that is, the V_{gs} of the N MOS transistor. So, the discharging of this is what determine the delay and in the other polarity, when this is low, the charging of it through the P MOS and both are very sensitive to the supply voltage.

Now, that is sometime undesirable, now what happens instead in this case is that, you have a capacitor C and let say, this is tied to high level, may be V_{DD} . Then, this P MOS transistor is off and the N MOS is on, but the actual discharging current is

determined by this current source. Assuming that this is in saturation, now it turns out that, this cannot be in saturation all the time, but in some crucial part of the period, it will be saturation.

So, the discharging current is regulated lot more in this compare to that one, so this oscillator is less sensitive to the power supply, compare to that one. So, you use multiple cells of the sort, so this is the three stage current starting oscillator. And the main advantage of this is that, it has better, it is lower sensitivity to the power supply and the control of frequency is through the current I_{naught} .

(Refer Slide Time: 55:13)



And another variant of the ring oscillator is differential version that is, you use differential trans conductors or difference amplifier and number of them in cascade. So, this is the three stage differential ring oscillator, with the differential version, you are not restricted to odd number of stages. The region we are restricted to odd number of stages is because, we had to have polarity inversion. So, we have to have an odd number of stages or number of inverters when we are working with single ended cells.


When we have differential cells, inversion can be simply accomplish by crossing a wire, so we are not restricted to an odd number of stages. We could also have four stages, now the advantage of something like this is that, the net phase shifted from here to there is 180 degrees. So, let say if the wave form of this is referred to as 0 degrees, the wave

use the replica of M_3 and M_4 , let me call it m_3 , maybe M_3 prime and I can have this current I_{naught} and the replica that over here. And what I can do is, compare this with some desired voltage, this is V_{DD} and across this, I wanted to be some constant that is, V_{ref} must be equal to the resistance of M_3 prime times I_{naught} .

So, to this I apply V_{DD} minus V_{ref} and based on this error, I integrate the error and control this one. I have to control in a direction that has to minimize the error and that turns out to be, if I do this one. So now, what happens is, as I_{naught} is varied, the resistances also vary, the product is the constant. So, the output wave forms will have a constant amplitude and it will be able to drive the following stage. So, with this, you can vary I_{naught} to vary the output frequency, but keep the amplitudes constant.

Now, this is one cell, this part which is the replica biasing part, this is common to all cells, so it is possible to make a differential V_c using a technique types. So, that is a very brief overview of voltage controlled oscillators, we can have a LC oscillators, whose frequency is varied by using a varactor or a voltage variable capacitor. And we can have ring oscillators, so frequencies can be varied by either varying the supply voltage or some bias current.

(Refer Slide Time: 01:01:28)



Now, just a quick comparison, LC oscillators will have a lower phase noise compared to ring oscillators. In fact, the higher the quality factor of the passive components of L and C, the lower the phase noise. But, it usually also has a rather limited tuning range, this is

because the variable capacitor cannot be varied over the large range. So, many large things are used like using banks of capacitors for tuning over a wider range, but in general, the tuning range is limited compared to ring oscillators.

And if you look at ring oscillators, we have a higher phase noise, but have usually a much wider tuning range. And there is a number of variants, which give you either a superior supply rejections or a higher operating frequency and so on. Now, with any oscillator, you would have to go the simulator and simulates it is phase noise, make sure that it is satisfactory. Similarly, oscillates it is amplitude and make sure that, it can drive the following stages and so on.

So, there we come to the end of an important topic of this course, which is basically frequency generation using phase lock loops and oscillator, which are a component of the phase lock loop. We have gone through a significant details of the phase lock loop as a system, but not at the circuit level. And I have not gone through the details of making the program over frequency divider, they are digital divider blocks and a details of that can be found in the literature.

Thank you, I will see you in the next lecture.